android_kernel_motorola_sm6375/qcom/sdxlemur-mtp-cpe-pine2x.dtsi
Ramya SR f2e816bcb5 ARM: dts: qcom: Add EP reset post link-up flag for pine
This change is to add a flag to reset the pine EP
post link-up.

Change-Id: I01ef2fd3790b270180166924dcfbfe36aeaee099
2022-04-07 23:46:55 -07:00

85 lines
1.4 KiB
Devicetree

#include "sdxlemur-qcn9000.dtsi"
&soc {
pine_vreg: pine_vreg {
compatible = "regulator-fixed";
regulator-name = "pine_vreg";
gpio = <&tlmm 102 GPIO_ACTIVE_HIGH>;
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
enable-active-high;
regulator-enable-ramp-delay = <200000>;
};
};
&qps615_vreg {
vin-supply = <&pine_vreg>;
};
&pcie_i2c_ctrl {
ep_reset_postlinkup;
reg_update = <0x82c030 0x1
0x828000 0x3
0x82bd00 0x8
0x82c030 0x2
0x828000 0x3
0x82bd00 0x8
0x82c030 0x8
0x828000 0x1
0x82bd00 0x8
0x82c01c 0x10
0x82c030 0xf
0x828000 0xf
0x82b268 0x2>;
};
&pcie0 {
qcom,no-l0s-supported;
qcom,no-l1-supported;
qcom,no-l1ss-supported;
qcom,no-aux-clk-sync;
};
&pcie0_bus2_dev1_fn0 {
cnss_pci1: cnss_pci1 {
reg = <0 0 0 0 0>;
qcom,iommu-group = <&qcn9000_pci_iommu_group_0>;
memory-region = <&qcn9000_0_mem>;
qrtr_instance_id = <0x20>;
#address-cells = <1>;
#size-cells = <1>;
};
};
&pcie0_bus2_dev2_fn0 {
cnss_pci2: cnss_pci2 {
reg = <0 0 0 0 0>;
qcom,iommu-group = <&qcn9000_pci_iommu_group_1>;
memory-region = <&qcn9000_1_mem>;
qrtr_instance_id = <0x21>;
#address-cells = <1>;
#size-cells = <1>;
};
};
&wifi0 {
/* QCN9000 5G with SBS filter */
status = "ok"
board_id = <0xa3>;
};
&wifi1 {
/* QCN9000 2G */
status = "ok"
board_id = <0xa1>;
};
&qcn9000_0_mem {
status = "ok"
};
&qcn9000_1_mem {
status = "ok"
};