mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-11-08 11:45:53 -05:00
a1da9d0f8b
Add ion secure heap node and secure buffer node. Change-Id: I346dd9b517d2e9f83504041a0cd2f7ea6ecdf346
333 lines
6.5 KiB
Devicetree
333 lines
6.5 KiB
Devicetree
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/arm/msm/msm_ion_ids.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h>
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket";
|
|
};
|
|
|
|
soc: soc { };
|
|
|
|
reserved_memory: reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
/* global autoconfigured region for contiguous allocations */
|
|
linux_cma: linux,cma {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x0 0x400000>;
|
|
size = <0x0 0x2000000>;
|
|
linux,cma-default;
|
|
};
|
|
|
|
qseecom_mem: qseecom_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0 0x00000000 0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0 0x400000>;
|
|
size = <0 0x1400000>;
|
|
};
|
|
|
|
qseecom_ta_mem: qseecom_ta_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0 0x00000000 0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0 0x400000>;
|
|
size = <0 0x1000000>;
|
|
};
|
|
|
|
dump_mem: mem_dump_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0 0x00000000 0 0xffffffff>;
|
|
reusable;
|
|
size = <0 0x1000000>;
|
|
};
|
|
};
|
|
|
|
firmware: firmware {
|
|
android {
|
|
compatible = "android,firmware";
|
|
boot_devices = "vdevs/1c140000.virtio_blk,vdevs/1c0b0000.virtio_blk,vdevs/1c0f0000.virtio_blk";
|
|
|
|
vbmeta {
|
|
compatible = "android,vbmeta";
|
|
parts = "vbmeta,system,vendor";
|
|
};
|
|
|
|
fstab {
|
|
compatible = "android,fstab";
|
|
vendor {
|
|
compatible = "android,vendor";
|
|
dev="/dev/block/platform/vdevs/1c0f0000.virtio_blk/vendor";
|
|
type = "ext4";
|
|
mnt_flags = "ro,barrier=1,discard";
|
|
fsmgr_flags = "wait,avb";
|
|
status = "ok"
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom-secure-buffer {
|
|
compatible = "qcom,secure-buffer";
|
|
};
|
|
|
|
vdevs {
|
|
compatible = "simple-bus";
|
|
virtio_input_keyboard@1c150000 {
|
|
compatible = "virtio,mmio";
|
|
virtio,wakeup;
|
|
};
|
|
};
|
|
};
|
|
|
|
&soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-parent = <&intc>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
compatible = "simple-bus";
|
|
|
|
intc: vgic@0 {
|
|
qvm,vdev = "gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
dummycc: qcom,dummycc {
|
|
compatible = "qcom,dummycc";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
gcc: virtio_clock@1c200000 {
|
|
compatible = "virtio,mmio";
|
|
reg = <0x1c200000 0x1000>;
|
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
scc: virtio_clock@1c300000 {
|
|
compatible = "virtio,mmio";
|
|
reg = <0x1c300000 0x1000>;
|
|
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
regulator: virtio_regulator@1c700000 {
|
|
compatible = "virtio,mmio";
|
|
reg = <0x1c700000 0x1000>;
|
|
interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
msm_ion: qcom,ion {
|
|
compatible = "qcom,msm-ion";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
system_heap: qcom,ion-heap@25 {
|
|
reg = <ION_SYSTEM_HEAP_ID>;
|
|
qcom,ion-heap-type = "MSM_SYSTEM";
|
|
};
|
|
|
|
qcom,ion-heap@27 { /* QSEECOM HEAP */
|
|
reg = <ION_QSECOM_HEAP_ID>;
|
|
memory-region = <&qseecom_mem>;
|
|
qcom,ion-heap-type = "DMA";
|
|
};
|
|
|
|
qcom,ion-heap@19 { /* QSEECOM TA HEAP */
|
|
reg = <ION_QSECOM_TA_HEAP_ID>;
|
|
memory-region = <&qseecom_ta_mem>;
|
|
qcom,ion-heap-type = "DMA";
|
|
};
|
|
|
|
qcom,ion-heap@9 {
|
|
reg = <ION_SECURE_HEAP_ID>;
|
|
qcom,ion-heap-type = "SYSTEM_SECURE";
|
|
};
|
|
};
|
|
|
|
hab: qcom,hab {
|
|
compatible = "qcom,hab";
|
|
vmid = <2>;
|
|
|
|
mmidgrp100: mmidgrp100 {
|
|
grp-start-id = <100>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp200: mmidgrp200 {
|
|
grp-start-id = <200>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp300: mmidgrp300 {
|
|
grp-start-id = <300>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp400: mmidgrp400 {
|
|
grp-start-id = <400>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp500: mmidgrp500 {
|
|
grp-start-id = <500>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp600: mmidgrp600 {
|
|
grp-start-id = <600>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp700: mmidgrp700 {
|
|
grp-start-id = <700>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp800: mmidgrp800 {
|
|
grp-start-id = <800>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp900: mmidgrp900 {
|
|
grp-start-id = <900>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp1000: mmidgrp1000 {
|
|
grp-start-id = <1000>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp1100: mmidgrp1100 {
|
|
grp-start-id = <1100>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
|
|
mmidgrp1200: mmidgrp1200 {
|
|
grp-start-id = <1200>;
|
|
role = "fe";
|
|
remote-vmids = <0>;
|
|
};
|
|
};
|
|
|
|
qcom,msm-imem@14680000 {
|
|
compatible = "qcom,msm-imem";
|
|
reg = <0x14680000 0x1000>;
|
|
ranges = <0x0 0x14680000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
mem_dump_table@10 {
|
|
compatible = "qcom,msm-imem-mem_dump_table";
|
|
reg = <0x10 0x8>;
|
|
};
|
|
|
|
restart_reason@65c {
|
|
compatible = "qcom,msm-imem-restart_reason";
|
|
reg = <0x65c 0x4>;
|
|
};
|
|
|
|
dload_type@1c {
|
|
compatible = "qcom,msm-imem-dload-type";
|
|
reg = <0x1c 0x4>;
|
|
};
|
|
|
|
boot_stats@6b0 {
|
|
compatible = "qcom,msm-imem-boot_stats";
|
|
reg = <0x6b0 0x20>;
|
|
};
|
|
|
|
kaslr_offset@6d0 {
|
|
compatible = "qcom,msm-imem-kaslr_offset";
|
|
reg = <0x6d0 0xc>;
|
|
};
|
|
|
|
pil@94c {
|
|
compatible = "qcom,msm-imem-pil";
|
|
reg = <0x94c 0xc8>;
|
|
};
|
|
|
|
diag_dload@c8 {
|
|
compatible = "qcom,msm-imem-diag-dload";
|
|
reg = <0xc8 0xc8>;
|
|
};
|
|
};
|
|
|
|
qcom,mpm2-sleep-counter@0xc221000 {
|
|
compatible = "qcom,mpm2-sleep-counter";
|
|
reg = <0xc221000 0x1000>;
|
|
clock-frequency = <32768>;
|
|
};
|
|
|
|
spmi_bus: virtio-spmi@1c800000 {
|
|
compatible = "virtio,mmio";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x1c800000 0x1100>;
|
|
interrupt-names = "periph_irq";
|
|
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <4>;
|
|
cell-index = <0>;
|
|
status = "okay";
|
|
};
|
|
|
|
wdog: qcom,wdt@17c10000 {
|
|
compatible = "qcom,msm-watchdog";
|
|
reg = <0x17c10000 0x1000>;
|
|
reg-names = "wdt-base";
|
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,bark-time = <11000>;
|
|
qcom,pet-time = <9360>;
|
|
qcom,ipi-ping;
|
|
qcom,wakeup-enable;
|
|
};
|
|
|
|
vm_restart: restart {
|
|
compatible = "qcom,vm-restart";
|
|
status = "ok"
|
|
};
|
|
|
|
mem_dump {
|
|
compatible = "qcom,mem-dump";
|
|
memory-region = <&dump_mem>;
|
|
|
|
misc_data {
|
|
qcom,dump-size = <0x1000>;
|
|
qcom,dump-id = <0xe8>;
|
|
};
|
|
};
|
|
};
|
|
|
|
#include "display/quin-vm-display.dtsi"
|