mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-11-12 10:01:54 -05:00
1c594332d7
Add initial scuba iot device tree files for kernel 5.4. Change-Id: Ic891ffc3cd2608571082aa473770b4067f3934c3
707 lines
14 KiB
Devicetree
707 lines
14 KiB
Devicetree
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/spmi/spmi.h>
|
|
|
|
/ {
|
|
model = "Qualcomm Technologies, Inc. SCUBA";
|
|
compatible = "qcom,scuba";
|
|
qcom,msm-id = <441 0x10000>;
|
|
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
memory { device_type = "memory"; reg = <0 0 0 0>; };
|
|
|
|
mem-offline {
|
|
compatible = "qcom,mem-offline";
|
|
offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
|
|
<0x1 0xc0000000 0x0 0x80000000>,
|
|
<0x2 0xc0000000 0x1 0x40000000>;
|
|
granule = <512>;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
CPU0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x0>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
dynamic-power-coefficient = <100>;
|
|
next-level-cache = <&L2_0>;
|
|
L2_0: l2-cache {
|
|
compatible = "arm,arch-cache";
|
|
cache-level = <2>;
|
|
};
|
|
|
|
L1_I_0: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
|
|
L1_D_0: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
};
|
|
|
|
CPU1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x1>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
dynamic-power-coefficient = <100>;
|
|
next-level-cache = <&L2_0>;
|
|
|
|
L1_I_1: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
|
|
L1_D_1: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
};
|
|
|
|
CPU2: cpu@2 {
|
|
device_type = "cpu";
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x2>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
dynamic-power-coefficient = <100>;
|
|
next-level-cache = <&L2_0>;
|
|
|
|
L1_I_2: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
|
|
L1_D_2: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
};
|
|
|
|
CPU3: cpu@3 {
|
|
device_type = "cpu";
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x3>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
dynamic-power-coefficient = <100>;
|
|
next-level-cache = <&L2_0>;
|
|
|
|
L1_I_3: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
|
|
L1_D_3: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
};
|
|
};
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&CPU0>;
|
|
};
|
|
|
|
core1 {
|
|
cpu = <&CPU1>;
|
|
};
|
|
|
|
core2 {
|
|
cpu = <&CPU2>;
|
|
};
|
|
|
|
core3 {
|
|
cpu = <&CPU3>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
hyp_region: hyp_region@45700000 {
|
|
no-map;
|
|
reg = <0x0 0x45700000 0x0 0x600000>;
|
|
};
|
|
|
|
xbl_aop_mem: xbl_aop_mem@45e00000 {
|
|
no-map;
|
|
reg = <0x0 0x45e00000 0x0 0x100000>;
|
|
};
|
|
|
|
sec_apps_mem: sec_apps_region@45fff000 {
|
|
no-map;
|
|
reg = <0x0 0x45fff000 0x0 0x1000>;
|
|
};
|
|
|
|
smem_region: smem@46000000 {
|
|
no-map;
|
|
reg = <0x0 0x46000000 0x0 0x200000>;
|
|
};
|
|
|
|
pil_modem_mem: modem_region@4ab00000 {
|
|
no-map;
|
|
reg = <0x0 0x4ab00000 0x0 0x6900000>;
|
|
};
|
|
|
|
pil_video_mem: pil_video_region@51400000 {
|
|
no-map;
|
|
reg = <0x0 0x51400000 0x0 0x500000>;
|
|
};
|
|
|
|
wlan_msa_mem: wlan_msa_region@51900000 {
|
|
no-map;
|
|
reg = <0x0 0x51900000 0x0 0x100000>;
|
|
};
|
|
|
|
pil_adsp_mem: adsp_regions@51a00000 {
|
|
no-map;
|
|
reg = <0x0 0x51a00000 0x0 0x1c00000>;
|
|
};
|
|
|
|
pil_ipa_fw_mem: ips_fw_region@53600000 {
|
|
no-map;
|
|
reg = <0x0 0x53600000 0x0 0x10000>;
|
|
};
|
|
|
|
pil_ipa_gsi_mem: ipa_gsi_region@53610000 {
|
|
no-map;
|
|
reg = <0x0 0x53610000 0x0 0x5000>;
|
|
};
|
|
|
|
pil_gpu_mem: gpu_region@53615000 {
|
|
no-map;
|
|
reg = <0x0 0x53615000 0x0 0x2000>;
|
|
};
|
|
|
|
removed_region: removed_region@60000000 {
|
|
no-map;
|
|
reg = <0x0 0x60000000 0x0 0x3900000>;
|
|
};
|
|
|
|
adsp_mem: adsp_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0 0x00000000 0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0 0x400000>;
|
|
size = <0 0x800000>;
|
|
};
|
|
|
|
dump_mem: mem_dump_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
size = <0 0x800000>;
|
|
};
|
|
|
|
secure_display_memory: secure_display_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0 0x00000000 0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0 0x400000>;
|
|
size = <0 0x5c00000>;
|
|
};
|
|
|
|
cont_splash_memory: cont_splash_region@5c000000 {
|
|
reg = <0x0 0x5c000000 0x0 0x00f00000>;
|
|
label = "cont_splash_region";
|
|
};
|
|
|
|
dfps_data_memory: dfps_data_region@5cf00000 {
|
|
reg = <0x0 0x5cf00000 0x0 0x0100000>;
|
|
label = "dfps_data_region";
|
|
};
|
|
|
|
disp_rdump_memory: disp_rdump_region@5c000000 {
|
|
reg = <0x0 0x5c000000 0x0 0x00f00000>;
|
|
label = "disp_rdump_region";
|
|
};
|
|
|
|
qseecom_mem: qseecom_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x0 0x400000>;
|
|
size = <0x0 0x1400000>;
|
|
};
|
|
|
|
qseecom_ta_mem: qseecom_ta_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x0 0x400000>;
|
|
size = <0x0 0x1000000>;
|
|
};
|
|
|
|
/* global autoconfigured region for contiguous allocations */
|
|
linux,cma {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x0 0x400000>;
|
|
size = <0x0 0x2000000>;
|
|
linux,cma-default;
|
|
};
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
|
|
};
|
|
|
|
soc: soc { };
|
|
};
|
|
|
|
&soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
compatible = "simple-bus";
|
|
|
|
intc: interrupt-controller@f200000 {
|
|
compatible = "arm,gic-v3";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&intc>;
|
|
#redistributor-regions = <1>;
|
|
redistributor-stride = <0x0 0x20000>;
|
|
reg = <0xf200000 0x10000>, /* GICD */
|
|
<0xf300000 0x100000>; /* GICR * 8 */
|
|
interrupts = <1 9 4>;
|
|
};
|
|
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <1 1 0xf08>,
|
|
<1 2 0xf08>,
|
|
<1 3 0xf08>,
|
|
<1 0 0xf08>;
|
|
clock-frequency = <19200000>;
|
|
};
|
|
|
|
|
|
timer@f120000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
compatible = "arm,armv7-timer-mem";
|
|
reg = <0xf120000 0x1000>;
|
|
clock-frequency = <19200000>;
|
|
|
|
frame@f121000 {
|
|
frame-number = <0>;
|
|
interrupts = <0 8 0x4>,
|
|
<0 7 0x4>;
|
|
reg = <0xf121000 0x1000>,
|
|
<0xf122000 0x1000>;
|
|
};
|
|
|
|
frame@f123000 {
|
|
frame-number = <1>;
|
|
interrupts = <0 9 0x4>;
|
|
reg = <0xf123000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
frame@f124000 {
|
|
frame-number = <2>;
|
|
interrupts = <0 10 0x4>;
|
|
reg = <0xf124000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
frame@f125000 {
|
|
frame-number = <3>;
|
|
interrupts = <0 11 0x4>;
|
|
reg = <0xf125000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
frame@f126000 {
|
|
frame-number = <4>;
|
|
interrupts = <0 12 0x4>;
|
|
reg = <0xf126000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
frame@f127000 {
|
|
frame-number = <5>;
|
|
interrupts = <0 13 0x4>;
|
|
reg = <0xf127000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
frame@f128000 {
|
|
frame-number = <6>;
|
|
interrupts = <0 14 0x4>;
|
|
reg = <0xf128000 0x1000>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
qcom,msm-imem@c125000 {
|
|
compatible = "qcom,msm-imem";
|
|
reg = <0xc125000 0x1000>;
|
|
ranges = <0x0 0xc125000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
mem_dump_table@10 {
|
|
compatible = "qcom,msm-imem-mem_dump_table";
|
|
reg = <0x10 0x8>;
|
|
};
|
|
|
|
restart_reason@65c {
|
|
compatible = "qcom,msm-imem-restart_reason";
|
|
reg = <0x65c 0x4>;
|
|
};
|
|
|
|
dload_type@1c {
|
|
compatible = "qcom,msm-imem-dload-type";
|
|
reg = <0x1c 0x4>;
|
|
};
|
|
|
|
boot_stats@6b0 {
|
|
compatible = "qcom,msm-imem-boot_stats";
|
|
reg = <0x6b0 0x20>;
|
|
};
|
|
|
|
kaslr_offset@6d0 {
|
|
compatible = "qcom,msm-imem-kaslr_offset";
|
|
reg = <0x6d0 0xc>;
|
|
};
|
|
|
|
pil@94c {
|
|
compatible = "qcom,msm-imem-pil";
|
|
reg = <0x94c 0xc8>;
|
|
};
|
|
|
|
diag_dload@c8 {
|
|
compatible = "qcom,msm-imem-diag-dload";
|
|
reg = <0xc8 0xc8>;
|
|
};
|
|
};
|
|
|
|
restart@440b000 {
|
|
compatible = "qcom,pshold";
|
|
reg = <0x440b000 0x4>,
|
|
<0x03d3000 0x4>;
|
|
reg-names = "pshold-base", "tcsr-boot-misc-detect";
|
|
status="disabled";
|
|
};
|
|
|
|
qcom,mpm2-sleep-counter@4403000 {
|
|
compatible = "qcom,mpm2-sleep-counter";
|
|
reg = <0x4403000 0x1000>;
|
|
clock-frequency = <32768>;
|
|
status="disabled";
|
|
};
|
|
|
|
qcom,msm-rtb {
|
|
compatible = "qcom,msm-rtb";
|
|
qcom,rtb-size = <0x100000>;
|
|
status="disabled";
|
|
};
|
|
|
|
qcom,chd_silver {
|
|
compatible = "qcom,core-hang-detect";
|
|
label = "silver";
|
|
qcom,threshold-arr = <0x0f1880b0 0x0f1980b0
|
|
0x0f1a80b0 0x0f1b80b0>;
|
|
qcom,config-arr = <0x0f1880b8 0x0f1980b8
|
|
0x0f1a80b8 0x0f1b80b8>;
|
|
|
|
status="disabled";
|
|
};
|
|
|
|
qfprom: qfprom@1b40000 {
|
|
compatible = "qcom,qfprom";
|
|
reg = <0x1b40000 0x7000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
read-only;
|
|
ranges;
|
|
status="disabled";
|
|
feat_conf5: feat_conf5@6018 {
|
|
reg = <0x6018 0x4>;
|
|
};
|
|
|
|
};
|
|
|
|
wdog: qcom,wdt@f017000 {
|
|
compatible = "qcom,msm-watchdog";
|
|
reg = <0xf017000 0x1000>;
|
|
reg-names = "wdt-base";
|
|
interrupts = <GIC_SPI 3 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,bark-time = <11000>;
|
|
qcom,pet-time = <9360>;
|
|
qcom,ipi-ping;
|
|
qcom,wakeup-enable;
|
|
status = "disabled";
|
|
};
|
|
|
|
dcc: dcc_v2@1be2000 {
|
|
compatible = "qcom,dcc-v2";
|
|
reg = <0x1be2000 0x1000>,
|
|
<0x1bee000 0x2000>;
|
|
reg-names = "dcc-base", "dcc-ram-base";
|
|
dcc-ram-offset = <0x2000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
rpm_bus: qcom,rpm-smd {
|
|
compatible = "qcom,rpm-smd";
|
|
rpm-channel-name = "rpm_requests";
|
|
interrupts = <GIC_SPI 194 IRQ_TYPE_EDGE_RISING>;
|
|
rpm-channel-type = <15>; /* SMD_APPS_RPM */
|
|
};
|
|
|
|
mem_dump {
|
|
compatible = "qcom,mem-dump";
|
|
memory-region = <&dump_mem>;
|
|
|
|
c0_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x0>;
|
|
};
|
|
|
|
c1_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x1>;
|
|
};
|
|
|
|
c2_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x2>;
|
|
};
|
|
|
|
c3_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x3>;
|
|
};
|
|
|
|
l1_icache0 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x60>;
|
|
};
|
|
|
|
l1_icache1 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x61>;
|
|
};
|
|
|
|
l1_icache2 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x62>;
|
|
};
|
|
|
|
l1_icache3 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x63>;
|
|
};
|
|
|
|
l1_dcache0 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x80>;
|
|
};
|
|
|
|
l1_dcache1 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x81>;
|
|
};
|
|
|
|
l1_dcache2 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x82>;
|
|
};
|
|
|
|
l1_dcache3 {
|
|
qcom,dump-size = <0x9040>;
|
|
qcom,dump-id = <0x83>;
|
|
};
|
|
|
|
l2_tlb0 {
|
|
qcom,dump-size = <0x2000>;
|
|
qcom,dump-id = <0x120>;
|
|
};
|
|
|
|
l2_tlb1 {
|
|
qcom,dump-size = <0x2000>;
|
|
qcom,dump-id = <0x121>;
|
|
};
|
|
|
|
l2_tlb2 {
|
|
qcom,dump-size = <0x2000>;
|
|
qcom,dump-id = <0x122>;
|
|
};
|
|
|
|
l2_tlb3 {
|
|
qcom,dump-size = <0x2000>;
|
|
qcom,dump-id = <0x123>;
|
|
};
|
|
};
|
|
|
|
spmi_bus: qcom,spmi@1c40000 {
|
|
compatible = "qcom,spmi-pmic-arb";
|
|
reg = <0x1c40000 0x1100>,
|
|
<0x1e00000 0x2000000>,
|
|
<0x3e00000 0x100000>,
|
|
<0x3f00000 0xa0000>,
|
|
<0x1c0a000 0x26000>;
|
|
reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
|
|
interrupt-names = "periph_irq";
|
|
interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,ee = <0>;
|
|
qcom,channel = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <4>;
|
|
cell-index = <0>;
|
|
};
|
|
};
|
|
|
|
#include "pm2250.dtsi"
|
|
#include "pm2250-rpm-regulator.dtsi"
|
|
#include "scuba-regulator.dtsi"
|
|
#include "scuba-iot-pinctrl.dtsi"
|
|
#include "scuba-ion.dtsi"
|
|
#include "msm-arm-smmu-scuba.dtsi"
|
|
|
|
&pm2250_vadc {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&conn_therm_default &skin_therm_default>;
|
|
|
|
xo_therm {
|
|
reg = <ADC5_XO_THERM_100K_PU>;
|
|
label = "xo_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
|
|
pa_therm {
|
|
reg = <ADC5_AMUX_THM1_100K_PU>;
|
|
label = "pa_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
|
|
quiet_therm {
|
|
reg = <ADC5_AMUX_THM2_100K_PU>;
|
|
label = "quiet_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
|
|
msm_therm {
|
|
reg = <ADC5_AMUX_THM3_100K_PU>;
|
|
label = "msm_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
|
|
skin_therm {
|
|
reg = <ADC5_GPIO3_100K_PU>;
|
|
label = "skin_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
|
|
conn_therm {
|
|
reg = <ADC5_GPIO4_100K_PU>;
|
|
label = "conn_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
qcom,pre-scaling = <1 1>;
|
|
};
|
|
};
|
|
|
|
&pm2250_gpios {
|
|
skin_therm {
|
|
skin_therm_default: skin_therm_default {
|
|
pins = "gpio5";
|
|
bias-high-impedance;
|
|
};
|
|
};
|
|
|
|
conn_therm {
|
|
conn_therm_default: conn_therm_default {
|
|
pins = "gpio6";
|
|
bias-high-impedance;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spmi_bus {
|
|
qcom,pm2250@0 {
|
|
pm2250_adc_tm_iio: adc_tm@3400 {
|
|
compatible = "qcom,adc-tm5-iio";
|
|
reg = <0x3400 0x100>;
|
|
#thermal-sensor-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
io-channels = <&pm2250_vadc ADC5_XO_THERM_100K_PU>,
|
|
<&pm2250_vadc ADC5_AMUX_THM1_100K_PU>,
|
|
<&pm2250_vadc ADC5_AMUX_THM2_100K_PU>,
|
|
<&pm2250_vadc ADC5_AMUX_THM3_100K_PU>,
|
|
<&pm2250_vadc ADC5_GPIO3_100K_PU>,
|
|
<&pm2250_vadc ADC5_GPIO4_100K_PU>,
|
|
<&pm2250_vadc ADC5_SBUx>;
|
|
|
|
xo_therm {
|
|
reg = <ADC5_XO_THERM_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
pa_therm {
|
|
reg = <ADC5_AMUX_THM1_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
quiet_therm {
|
|
reg = <ADC5_AMUX_THM2_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
msm_therm {
|
|
reg = <ADC5_AMUX_THM3_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
skin_therm {
|
|
reg = <ADC5_GPIO3_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
conn_therm {
|
|
reg = <ADC5_GPIO4_100K_PU>;
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <200>;
|
|
};
|
|
|
|
s3_die_temp {
|
|
reg = <ADC5_SBUx>;
|
|
};
|
|
};
|
|
};
|
|
};
|