mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 02:32:09 -04:00
334 lines
9.9 KiB
Devicetree
334 lines
9.9 KiB
Devicetree
#include <dt-bindings/interconnect/qcom,holi.h>
|
|
|
|
&soc {
|
|
/* QUPv3 SE Instances
|
|
* Qup0 0: SE 0: I2C, SPI
|
|
* Qup0 1: SE 1: HSUART
|
|
* Qup0 2: SE 2: I2C, SPI
|
|
* Qup0 3: SE 3: Not bolled out
|
|
* Qup0 4: SE 4: Not bolled out
|
|
* Qup0 5: SE 5: Not bolled out
|
|
* Qup1 0: SE 6: I2C, SPI
|
|
* Qup1 1: SE 7: I2C
|
|
* Qup1 2: SE 8: I2C
|
|
* Qup1 3: SE 9: DEBUG UART
|
|
* Qup1 4: SE 10: I2C
|
|
* Qup1 5: SE 11: Not bolled out
|
|
*/
|
|
|
|
/* QUPv3_0 wrapper instance */
|
|
qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
|
|
compatible = "qcom,qupv3-geni-se";
|
|
reg = <0x4ac0000 0x2000>;
|
|
qcom,msm-bus,num-paths = <2>;
|
|
qcom,msm-bus,vectors-bus-ids =
|
|
<MASTER_QUP_CORE_0 SLAVE_QUP_CORE_0>,
|
|
<MASTER_QUP_0 SLAVE_EBI>;
|
|
qcom,vote-for-bw;
|
|
iommus = <&apps_smmu 0x0003 0x0>;
|
|
qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
|
|
qcom,iommu-geometry = <0x40000000 0x10000000>;
|
|
qcom,iommu-dma = "fastmap";
|
|
status = "ok"
|
|
};
|
|
|
|
/* GPI Instance */
|
|
gpi_dma0: qcom,gpi-dma@4a00000 {
|
|
compatible = "qcom,gpi-dma";
|
|
#dma-cells = <5>;
|
|
reg = <0x4a00000 0x60000>;
|
|
reg-names = "gpi-top";
|
|
iommus = <&apps_smmu 0x0016 0x0>;
|
|
qcom,max-num-gpii = <10>;
|
|
interrupts = <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,gpii-mask = <0x1f>;
|
|
qcom,ev-factor = <2>;
|
|
qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
|
|
qcom,gpi-ee-offset = <0x10000>;
|
|
status = "ok"
|
|
};
|
|
|
|
/* Debug UART Instance */
|
|
qupv3_se9_2uart: qcom,qup_uart@4c8c000 {
|
|
compatible = "qcom,msm-geni-console";
|
|
reg = <0x4c8c000 0x4000>;
|
|
reg-names = "se_phys";
|
|
interrupts = <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se9_2uart_active>;
|
|
pinctrl-1 = <&qupv3_se9_2uart_sleep>;
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se0_i2c: i2c@4a80000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4a80000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se0_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se0_i2c_sleep>;
|
|
dmas = <&gpi_dma0 0 0 3 64 0>,
|
|
<&gpi_dma0 1 0 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se0_spi: spi@4a80000 {
|
|
compatible = "qcom,spi-geni";
|
|
reg = <0x4a80000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg-names = "se_phys";
|
|
interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se0_spi_active>;
|
|
pinctrl-1 = <&qupv3_se0_spi_sleep>;
|
|
dmas = <&gpi_dma0 0 0 1 64 0>,
|
|
<&gpi_dma0 1 0 1 64 0>;
|
|
dma-names = "tx", "rx";
|
|
spi-max-frequency = <50000000>;
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* HS UART Instance */
|
|
qupv3_se1_4uart: qcom,qup_uart@4a84000 {
|
|
compatible = "qcom,msm-geni-serial-hs";
|
|
reg = <0x4a84000 0x4000>;
|
|
reg-names = "se_phys";
|
|
interrupts-extended = <&intc GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
|
|
<&tlmm 64 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
|
|
pinctrl-names = "default", "active", "sleep", "shutdown";
|
|
pinctrl-0 = <&qupv3_se1_default_cts>,
|
|
<&qupv3_se1_default_rtsrx>, <&qupv3_se1_default_tx>;
|
|
pinctrl-1 = <&qupv3_se1_ctsrx>, <&qupv3_se1_rts>,
|
|
<&qupv3_se1_tx>;
|
|
pinctrl-2 = <&qupv3_se1_ctsrx>, <&qupv3_se1_rts>,
|
|
<&qupv3_se1_tx>;
|
|
pinctrl-3 = <&qupv3_se1_default_cts>,
|
|
<&qupv3_se1_default_rtsrx>, <&qupv3_se1_default_tx>;
|
|
qcom,wakeup-byte = <0xFD>;
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se2_i2c: i2c@4a88000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4a88000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se2_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se2_i2c_sleep>;
|
|
dmas = <&gpi_dma0 0 2 3 64 0>,
|
|
<&gpi_dma0 1 2 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
qcom,rtl_se;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se2_spi: spi@4a88000 {
|
|
compatible = "qcom,spi-geni";
|
|
reg = <0x4a88000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg-names = "se_phys";
|
|
interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se2_spi_active>;
|
|
pinctrl-1 = <&qupv3_se2_spi_sleep>;
|
|
dmas = <&gpi_dma0 0 2 1 64 0>,
|
|
<&gpi_dma0 1 2 1 64 0>;
|
|
dma-names = "tx", "rx";
|
|
spi-max-frequency = <50000000>;
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* QUPv3_1 wrapper instance */
|
|
qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
|
|
compatible = "qcom,qupv3-geni-se";
|
|
reg = <0x4cc0000 0x2000>;
|
|
qcom,msm-bus,num-paths = <2>;
|
|
qcom,msm-bus,vectors-bus-ids =
|
|
<MASTER_QUP_CORE_1 SLAVE_QUP_CORE_1>,
|
|
<MASTER_QUP_1 SLAVE_EBI>;
|
|
qcom,vote-for-bw;
|
|
iommus = <&apps_smmu 0x00c3 0x0>;
|
|
qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
|
|
qcom,iommu-geometry = <0x40000000 0x10000000>;
|
|
qcom,iommu-dma = "fastmap";
|
|
status = "ok"
|
|
};
|
|
|
|
/* GPI Instance */
|
|
gpi_dma1: qcom,gpi-dma@4c00000 {
|
|
compatible = "qcom,gpi-dma";
|
|
#dma-cells = <5>;
|
|
reg = <0x4c00000 0x60000>;
|
|
reg-names = "gpi-top";
|
|
iommus = <&apps_smmu 0x00d6 0x0>;
|
|
qcom,max-num-gpii = <10>;
|
|
interrupts = <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,gpii-mask = <0x1f>;
|
|
qcom,ev-factor = <2>;
|
|
qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
|
|
qcom,gpi-ee-offset = <0x10000>;
|
|
status = "ok"
|
|
};
|
|
|
|
qupv3_se6_i2c: i2c@4c80000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4c80000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se6_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se6_i2c_sleep>;
|
|
dmas = <&gpi_dma1 0 0 3 64 0>,
|
|
<&gpi_dma1 1 0 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
qcom,rtl_se;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se6_spi: spi@4c80000 {
|
|
compatible = "qcom,spi-geni";
|
|
reg = <0x4c80000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg-names = "se_phys";
|
|
interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se6_spi_active>;
|
|
pinctrl-1 = <&qupv3_se6_spi_sleep>;
|
|
dmas = <&gpi_dma1 0 0 1 64 0>,
|
|
<&gpi_dma1 1 0 1 64 0>;
|
|
dma-names = "tx", "rx";
|
|
spi-max-frequency = <50000000>;
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se7_i2c: i2c@4c84000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4c84000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se7_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se7_i2c_sleep>;
|
|
dmas = <&gpi_dma1 0 1 3 64 0>,
|
|
<&gpi_dma1 1 1 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
qcom,rtl_se;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se8_i2c: i2c@4c88000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4c88000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se8_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se8_i2c_sleep>;
|
|
dmas = <&gpi_dma1 0 2 3 64 0>,
|
|
<&gpi_dma1 1 2 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
qcom,rtl_se;
|
|
status = "disabled";
|
|
};
|
|
|
|
qupv3_se10_i2c: i2c@4c90000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x4c90000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "se-clk", "m-ahb", "s-ahb";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
|
|
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&qupv3_se10_i2c_active>;
|
|
pinctrl-1 = <&qupv3_se10_i2c_sleep>;
|
|
dmas = <&gpi_dma1 0 4 3 64 0>,
|
|
<&gpi_dma1 1 4 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,shared;
|
|
qcom,wrapper-core = <&qupv3_1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
};
|