Merge "msm: kgsl: Initialize LPAC registers"

This commit is contained in:
qctecmdr 2020-02-27 11:35:11 -08:00 • committed by Gerrit - the friendly Code Review server
commit 0a746e2014
2 changed files with 13 additions and 0 deletions

View file

@ -118,6 +118,11 @@
#define A6XX_CP_APERTURE_CNTL_CD 0xA03
#define A6XX_VSC_ADDR_MODE_CNTL 0xC01
/* LPAC registers */
#define A6XX_CP_LPAC_ROQ_THRESHOLDS_1 0xB32
#define A6XX_CP_LPAC_ROQ_THRESHOLDS_2 0xB33
#define A6XX_CP_LPAC_PROG_FIFO_SIZE 0xB34
/* RBBM registers */
#define A6XX_RBBM_INT_0_STATUS 0x201
#define A6XX_RBBM_STATUS 0x210

View file

@ -445,6 +445,14 @@ static void a6xx_start(struct adreno_device *adreno_dev)
kgsl_regwrite(device, A6XX_CP_ROQ_THRESHOLDS_1, 0x8040362C);
}
if (adreno_is_a660(adreno_dev)) {
kgsl_regwrite(device, A6XX_CP_LPAC_ROQ_THRESHOLDS_2,
0x00800060);
kgsl_regwrite(device, A6XX_CP_LPAC_ROQ_THRESHOLDS_1,
0x40202016);
kgsl_regwrite(device, A6XX_CP_LPAC_PROG_FIFO_SIZE, 0x00000080);
}
if (adreno_is_a612(adreno_dev) || adreno_is_a610(adreno_dev)) {
/* For A612 and A610 Mem pool size is reduced to 48 */
kgsl_regwrite(device, A6XX_CP_MEM_POOL_SIZE, 48);