A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-12 15:49:17 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: Add 2-wire UART node for lahaina

Browse source 
Adds 2-wire HSUART node for travel adapter case. This doesn't
support wakeup and no flow control support needed.

Change-Id: I55f9e5c7e767c43462d73b06b47255420a1aa3e6
This commit is contained in:
Mukesh Kumar Savaliya 2019-12-20 13:54:12 +05:30
commit 10047ad844
2 changed files with 59 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

41
qcom/lahaina-pinctrl.dtsi
View file

@ -65,6 +65,47 @@
};
};
qupv3_se6_2uart_pins: qupv3_se6_2uart_pins {
qupv3_se6_default_txrx: qupv3_se6_default_txrx {
mux {
pins = "gpio30", "gpio31";
function = "qup6";
};
config {
pins = "gpio30", "gpio31";
drive-strength = <2>;
bias-disable;
};
};
qupv3_se6_2uart_active: qupv3_se6_2uart_active {
mux {
pins = "gpio30", "gpio31";
function = "qup6";
};
config {
pins = "gpio30", "gpio31";
drive-strength = <2>;
bias-disable;
};
};
qupv3_se6_2uart_sleep: qupv3_se6_2uart_sleep {
mux {
pins = "gpio30", "gpio31";
function = "gpio";
};
config {
pins = "gpio30", "gpio31";
drive-strength = <2>;
bias-disable;
};
};
};
qupv3_se18_4uart_pins: qupv3_se18_4uart_pins {
qupv3_se18_default_cts:
qupv3_se18_default_cts {

18
qcom/lahaina-qupv3.dtsi
View file

@ -89,6 +89,24 @@
status = "disabled";
};
/* Travel adapter over 2-wire HSUART, no wakeup */
qupv3_se6_2uart: qcom,qup_uart@998000 {
compatible = "qcom,msm-geni-serial-hs";
reg = <0x998000 0x4000>;
reg-names = "se_phys";
clock-names = "se-clk", "m-ahb", "s-ahb";
clocks = <&clock_gcc GCC_QUPV3_WRAP0_S6_CLK>,
<&clock_gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
<&clock_gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
pinctrl-names = "default", "active", "sleep";
pinctrl-0 = <&qupv3_se6_default_txrx>;
pinctrl-1 = <&qupv3_se6_2uart_active>;
pinctrl-2 = <&qupv3_se6_2uart_sleep>;
interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>;
qcom,wrapper-core = <&qupv3_0>;
status = "disabled";
};
/* SPI */
qupv3_se0_spi: spi@980000 {
compatible = "qcom,spi-geni";