mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-13 08:07:32 -04:00
ARM: dts: msm: add LTR entries for HSP direct connects on sdxlemur
HSP requires PCIe host to have LTR programmed for LPM usecases, therefore, add the required LTR entries for PCIe on sdxlemur. Change-Id: I38f82152f2113dc59c2da89f2328d51c2d161eb8
This commit is contained in:
parent
fddd9a3508
commit
1d9db2ceb7
3 changed files with 6 additions and 0 deletions
|
|
@ -32,4 +32,6 @@
|
|||
|
||||
&pcie0 {
|
||||
qcom,boot-option = <0x1>;
|
||||
qcom,l1-2-th-scale = <2>; /* 1us */
|
||||
qcom,l1-2-th-value = <70>;
|
||||
};
|
||||
|
|
|
|||
|
|
@ -12,6 +12,8 @@
|
|||
|
||||
&pcie0 {
|
||||
qcom,boot-option = <0x1>;
|
||||
qcom,l1-2-th-scale = <2>; /* 1us */
|
||||
qcom,l1-2-th-value = <70>;
|
||||
};
|
||||
|
||||
&sdhc_1 {
|
||||
|
|
|
|||
|
|
@ -12,4 +12,6 @@
|
|||
|
||||
&pcie0 {
|
||||
qcom,boot-option = <0x1>;
|
||||
qcom,l1-2-th-scale = <2>; /* 1us */
|
||||
qcom,l1-2-th-value = <70>;
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in a new issue