A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-05 19:31:57 -04:00
Code Issues Projects Releases Packages Wiki Activity

arm64: dts: qcom: Fix missing thermal cooling device thermal-cpufreq-0

Browse source 
Description: lack thermal cooling device thermal-cpufreq-0, and small cpu
core is limited to 576M during running ES.

Change-Id: Ib8b19c22ca569b5f35700e6c65913100b96a13ea
Reviewed-on: https://gerrit.mot.com/3205502
SME-Granted: SME Approvals Granted
SLTApproved: Slta Waiver
Tested-by: Jira Key
Reviewed-by: Wei Wei <weiweij@motorola.com>
Reviewed-by: Huosheng Liao <liaohs@motorola.com>
Reviewed-by: <zzy103@motorola.com>
Submit-Approved: Jira Key
This commit is contained in:
lixiong 2025-01-14 19:11:07 +08:00 • committed by Michael Bestas
commit 1f82cea219
No known key found for this signature in database
GPG key ID: CC95044519BE6669
4 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
arch/arm64/boot/dts/vendor/qcom/blair.dtsi vendored
View file

@ -1288,7 +1288,7 @@
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
qcom,lut-row-size = <4>;
qcom,max-lut-entries = <12>;
qcom,lut-max-entries = <12>;
qcom,skip-enable-check;
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;

2
arch/arm64/boot/dts/vendor/qcom/holi.dtsi vendored
View file

@ -1295,7 +1295,7 @@
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
qcom,lut-row-size = <4>;
qcom,max-lut-entries = <12>;
qcom,lut-max-entries = <12>;
qcom,skip-enable-check;
qcom,perf-lock-support;
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,

2
arch/arm64/boot/dts/vendor/qcom/monaco.dtsi vendored
View file

@ -886,7 +886,7 @@
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
qcom,no-accumulative-counter;
qcom,max-lut-entries = <12>;
qcom,lut-max-entries = <12>;
#freq-domain-cells = <2>;
};

2
arch/arm64/boot/dts/vendor/qcom/qrb2210-rb1.dtsi vendored
View file

@ -903,7 +903,7 @@
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
qcom,no-accumulative-counter;
qcom,max-lut-entries = <12>;
qcom,lut-max-entries = <12>;
#freq-domain-cells = <2>;
};