A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-08 21:22:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

clk: qcom: Update halt_check flags for UFS axi clocks

Browse source 
Update the halt_check flags to BRANCH_HALT_VOTED for UFS axi clocks.

Change-Id: Icafcb0041947a64efe828801edfe62215556ddaf
Signed-off-by: Veera Vegivada <vvegivad@codeaurora.org>
This commit is contained in:
Veera Vegivada 2021-02-24 10:05:52 +05:30
commit 3bb6923339
1 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
drivers/clk/qcom/gcc-scshrike.c
View file

@ -1,6 +1,6 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2020, The Linux Foundation. All rights reserved.
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
*/
#include <linux/clk-provider.h>
@ -1933,7 +1933,7 @@ static struct clk_branch gcc_aggre_noc_pcie_tbu_clk = {
static struct clk_branch gcc_aggre_ufs_card_2_axi_clk = {
.halt_reg = 0xa20c0,
.halt_check = BRANCH_HALT,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0xa20c0,
.hwcg_bit = 1,
.clkr = {
@ -1953,7 +1953,7 @@ static struct clk_branch gcc_aggre_ufs_card_2_axi_clk = {
static struct clk_branch gcc_aggre_ufs_card_axi_clk = {
.halt_reg = 0x750c0,
.halt_check = BRANCH_HALT,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0x750c0,
.hwcg_bit = 1,
.clkr = {
@ -1973,7 +1973,7 @@ static struct clk_branch gcc_aggre_ufs_card_axi_clk = {
static struct clk_branch gcc_aggre_ufs_card_axi_hw_ctl_clk = {
.halt_reg = 0x750c0,
.halt_check = BRANCH_HALT,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0x750c0,
.hwcg_bit = 1,
.clkr = {
@ -1993,7 +1993,7 @@ static struct clk_branch gcc_aggre_ufs_card_axi_hw_ctl_clk = {
static struct clk_branch gcc_aggre_ufs_phy_axi_clk = {
.halt_reg = 0x770c0,
.halt_check = BRANCH_HALT,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0x770c0,
.hwcg_bit = 1,
.clkr = {
@ -2013,7 +2013,7 @@ static struct clk_branch gcc_aggre_ufs_phy_axi_clk = {
static struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {
.halt_reg = 0x770c0,
.halt_check = BRANCH_HALT,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0x770c0,
.hwcg_bit = 1,
.clkr = {