mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-10 14:19:09 -04:00
Merge "bindings: clock: Add support for SCUBA clock controllers"
This commit is contained in:
commit
493199e0df
6 changed files with 51 additions and 0 deletions
|
|
@ -16,6 +16,7 @@ Required properties :
|
|||
"qcom,monaco-debugcc"
|
||||
"qcom,direwolf-debugcc"
|
||||
"qcom,blair-debugcc"
|
||||
"qcom,scuba-debugcc"
|
||||
|
||||
- qcom,gcc: phandle to the GCC device node.
|
||||
- qcom,videocc: phandle to the Video CC device node.
|
||||
|
|
|
|||
|
|
@ -18,6 +18,7 @@ Required properties :
|
|||
"qcom,sa6155-dispcc"
|
||||
"qcom,monaco-dispcc"
|
||||
"qcom,blair-dispcc"
|
||||
"qcom,scuba-dispcc"
|
||||
|
||||
- reg : shall contain base register location and length.
|
||||
- #clock-cells : from common clock binding, shall contain 1.
|
||||
|
|
|
|||
|
|
@ -40,6 +40,7 @@ Required properties :
|
|||
"qcom,monaco-gcc"
|
||||
"qcom,direwolf-gcc"
|
||||
"qcom,blair-gcc"
|
||||
"qcom,scuba-gcc"
|
||||
|
||||
- reg : shall contain base register location and length
|
||||
- vdd_cx-supply: The vdd_cx logic rail supply.
|
||||
|
|
|
|||
|
|
@ -14,6 +14,7 @@ Required properties :
|
|||
"qcom,sa6155-gpucc".
|
||||
"qcom,monaco-gpucc"
|
||||
"qcom,blair-gpucc"
|
||||
"qcom,scuba-gpucc"
|
||||
|
||||
- reg: shall contain base register offset and size.
|
||||
- reg-names: names of registers listed in the same order as in the reg property.
|
||||
|
|
|
|||
|
|
@ -21,6 +21,7 @@ Required properties :
|
|||
"qcom,rpmcc-holi", "qcom,rpmcc"
|
||||
"qcom,rpmcc-sdxnightjar", "qcom,rpmcc"
|
||||
"qcom,rpmcc-monaco", "qcom,rpmcc"
|
||||
"qcom,rpmcc-scuba", "qcom,rpmcc"
|
||||
|
||||
- #clock-cells : shall contain 1
|
||||
|
||||
|
|
|
|||
46
bindings/interconnect/qcom,qrb2210-rb1.txt
Normal file
46
bindings/interconnect/qcom,qrb2210-rb1.txt
Normal file
|
|
@ -0,0 +1,46 @@
|
|||
QTI SCUBA Network-On-Chip interconnect driver binding
|
||||
-----------------------------------------------------------
|
||||
|
||||
Required properties :
|
||||
- compatible : shall contain only one of the following:
|
||||
"qcom,scuba-bimc",
|
||||
"qcom,scuba-system_noc",
|
||||
"qcom,scuba-config_noc",
|
||||
"qcom,scuba-clk_virt",
|
||||
"qcom,scuba-mmnrt_virt",
|
||||
"qcom,scuba-mmrt_virt",
|
||||
- #interconnect-cells : should contain 1
|
||||
|
||||
reg : specifies the physical base address and size of registers
|
||||
clocks : list of phandles and specifiers to all interconnect bus clocks
|
||||
clock-names : clock names should include both "bus" and "bus_a"
|
||||
|
||||
The following are optional properties:
|
||||
|
||||
qcom,util-factor : Parameter that represents the DDR utilization factor
|
||||
to be used in aggregation scheme. It is represented as
|
||||
actual util-factor * 100.
|
||||
|
||||
Examples:
|
||||
|
||||
soc {
|
||||
...
|
||||
system_noc: interconnect@1880000 {
|
||||
reg = <0x1880000 0x60200>;
|
||||
compatible = "qcom,scuba-system_noc";
|
||||
qcom,util-factor = <142>;
|
||||
#interconnect-cells = <1>;
|
||||
clock-names = "bus", "bus_a";
|
||||
clocks = <&rpmcc RPM_SMD_SNOC_CLK>,
|
||||
<&rpmcc RPM_SMD_SNOC_A_CLK>;
|
||||
};
|
||||
|
||||
config_noc: interconnect@1900000 {
|
||||
reg = <0x1900000 0x8200>;
|
||||
compatible = "qcom,scuba-config_noc";
|
||||
#interconnect-cells = <1>;
|
||||
clock-names = "bus", "bus_a";
|
||||
clocks = <&rpmcc RPM_SMD_CNOC_CLK>,
|
||||
<&rpmcc RPM_SMD_CNOC_A_CLK>;
|
||||
};
|
||||
};
|
||||
Loading…
Reference in a new issue