A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-24 21:54:34 -04:00
Code Issues Projects Releases Packages Wiki Activity

qcacld-3.0: support fisa fse cache flushing disable/enable

Browse source 
FISA FSE cache flushing is not allowed after PCIe bus suspended,
add function to support FISA FSE cache flushing disable/enable.

Change-Id: I4371e2941a4d2b590fa66db8390135f2620b54a3
CRs-Fixed: 2841740
This commit is contained in:
Jinwei Chen 2020-12-21 05:18:55 -08:00
commit 59cbbf640b
3 changed files with 47 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

28
core/dp/txrx3.0/dp_fisa_rx.c
View file

@ -510,6 +510,7 @@ dp_rx_fisa_add_ft_entry(struct dp_rx_fst *fisa_hdl,
* reflect the flow update
*/
if (is_fst_updated &&
fisa_hdl->fse_cache_flush_allow &&
(qdf_atomic_inc_return(&fisa_hdl->fse_cache_flush_posted) == 1)) {
/* return 1 after increment implies FSE cache flush message
* already posted. so start restart the timer
@ -1913,3 +1914,30 @@ void dp_set_fisa_disallowed_for_vdev(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
vdev->fisa_disallowed[rx_ctx_id] = val;
dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
}
void dp_suspend_fse_cache_flush(struct dp_soc *soc)
{
struct dp_rx_fst *dp_fst;
dp_fst = soc->rx_fst;
if (dp_fst) {
if (qdf_atomic_read(&dp_fst->fse_cache_flush_posted))
qdf_timer_sync_cancel(&dp_fst->fse_cache_flush_timer);
dp_fst->fse_cache_flush_allow = false;
}
dp_info("fse cache flush suspended");
}
void dp_resume_fse_cache_flush(struct dp_soc *soc)
{
struct dp_rx_fst *dp_fst;
dp_fst = soc->rx_fst;
if (dp_fst) {
qdf_atomic_set(&dp_fst->fse_cache_flush_posted, 0);
dp_fst->fse_cache_flush_allow = true;
}
dp_info("fse cache flush resumed");
}

16
core/dp/txrx3.0/dp_fisa_rx.h
View file

@ -125,6 +125,22 @@ void dp_set_fisa_disallowed_for_vdev(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
* Return: None
*/
void dp_fisa_rx_fst_update_work(void *arg);
/**
* dp_suspend_fse_cache_flush() - Suspend FSE cache flush
* @soc: core txrx main context
*
* Return: None
*/
void dp_suspend_fse_cache_flush(struct dp_soc *soc);
/**
* dp_resume_fse_cache_flush() - Resume FSE cache flush
* @soc: core txrx main context
*
* Return: None
*/
void dp_resume_fse_cache_flush(struct dp_soc *soc);
#else
static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
{

4
core/dp/txrx3.0/dp_rx_fst.c
View file

@ -112,7 +112,6 @@ static void dp_fisa_fse_cache_flush_timer(void *arg)
dp_info("FSE cache flush for %d flows",
fse_cache_flush_rec->flows_added);
qdf_atomic_set(&fisa_hdl->fse_cache_flush_posted, 0);
status =
dp_rx_flow_send_htt_operation_cmd(soc->pdev_list[0],
DP_HTT_FST_CACHE_INVALIDATE_FULL,
@ -123,6 +122,8 @@ static void dp_fisa_fse_cache_flush_timer(void *arg)
* Not big impact cache entry gets updated later
*/
}
qdf_atomic_set(&fisa_hdl->fse_cache_flush_posted, 0);
}
/**
@ -266,6 +267,7 @@ QDF_STATUS dp_rx_fst_attach(struct dp_soc *soc, struct dp_pdev *pdev)
qdf_atomic_init(&fst->fse_cache_flush_posted);
fst->fse_cache_flush_allow = true;
fst->soc_hdl = soc;
soc->rx_fst = fst;
soc->fisa_enable = true;