msm: kgsl: Fix GPU UBWC setting for DDR 5

It needs to be 16 instead of 15.

Change-Id: I14e56bfd0b86aa6f3e38af2fc4fa7c1c30adac2e
Signed-off-by: Harshdeep Dhatt <hdhatt@codeaurora.org>
This commit is contained in:
Harshdeep Dhatt 2020-03-10 17:23:10 -06:00
commit 5b4355dbc4

View file

@ -1516,7 +1516,7 @@ static const struct adreno_a6xx_core adreno_gpu_core_a660 = {
.veto_fal10 = true,
.protected_regs = a620_protected_regs,
.disable_tseskip = true,
.highest_bank_bit = 15,
.highest_bank_bit = 16,
.pdc_in_aop = true,
};