A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-15 01:01:56 -04:00
Code Issues Projects Releases Packages Wiki Activity

tundra: Modify the register according to Qcom patch

Browse source 
details:
1.refer to Qcom patch for modification,modify two registers
2.slove the signal interference problem

Change-Id: I24158814dc56f6ef021b86ff384a589118cc08b4
Signed-off-by: yangmf3 <yangmf3@motorola.com>
Reviewed-on: https://gerrit.mot.com/2301431
SME-Granted: SME Approvals Granted
SLTApproved: Slta Waiver
Tested-by: Jira Key
Reviewed-by: Shuo Wang <wangsh18@motorola.com>
Reviewed-by: <huqian4@motorola.com>
Reviewed-by: Long Cheng <chengl1@motorola.com>
Reviewed-by: <liuzy55@motorola.com>
Reviewed-by: Zhichao Chen <chenzc2@motorola.com>
Submit-Approved: Jira Key
This commit is contained in:
yangmf3 2022-06-15 16:51:38 +08:00 • committed by zhaoji1
commit 6466772790
1 changed files with 30 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

30
drivers/cam_sensor_module/cam_csiphy/include/cam_csiphy_1_2_3_hwreg.h
View file

@ -376,12 +376,22 @@ struct data_rate_settings_t data_rate_delta_table_1_2_3 = {
{
.lane_identifier = CPHY_LANE_0,
.csiphy_data_rate_regs = {
#ifdef CONFIG_CAM_CTLE_ENABLE
{0x144, 0xB2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0x144, 0xA2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0x988, 0x05, 0x00,
CSIPHY_DEFAULT_PARAMS},
#ifdef CONFIG_CAM_CTLE_ENABLE
{0x980, 0x60, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0x980, 0x61, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0x9B4, 0x08, 0x0A,
CSIPHY_DEFAULT_PARAMS},
},
@ -389,12 +399,22 @@ struct data_rate_settings_t data_rate_delta_table_1_2_3 = {
{
.lane_identifier = CPHY_LANE_1,
.csiphy_data_rate_regs = {
#ifdef CONFIG_CAM_CTLE_ENABLE
{0x344, 0xB2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0x344, 0xA2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0xA88, 0x05, 0x00,
CSIPHY_DEFAULT_PARAMS},
#ifdef CONFIG_CAM_CTLE_ENABLE
{0xA80, 0x60, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0xA80, 0x61, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0xAB4, 0x08, 0x0A,
CSIPHY_DEFAULT_PARAMS},
},
@ -402,12 +422,22 @@ struct data_rate_settings_t data_rate_delta_table_1_2_3 = {
{
.lane_identifier = CPHY_LANE_2,
.csiphy_data_rate_regs = {
#ifdef CONFIG_CAM_CTLE_ENABLE
{0x544, 0xB2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0x544, 0xA2, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0xB88, 0x05, 0x00,
CSIPHY_DEFAULT_PARAMS},
#ifdef CONFIG_CAM_CTLE_ENABLE
{0xB80, 0x60, 0x00,
CSIPHY_DEFAULT_PARAMS},
#else
{0xB80, 0x61, 0x00,
CSIPHY_DEFAULT_PARAMS},
#endif
{0xBB4, 0x08, 0x0A,
CSIPHY_DEFAULT_PARAMS},
},