A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-14 08:36:12 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: update interconnect and global interuupts on yupik

Browse source 
This change does the following:

1) Remove kgsl smmu interconnect node. For TCU config register access we
shouldn't required DDR path votes.  KGSL smmu already votes for clock
and regulator.

2) Remove the tcu_comb_irpt_ns for both apps and kgsl smmu as the
interrupt is OR of context interrupts, TBU perf interrupts and global
fault interrupts. This interrupt is not really required and registering
for the same can showup as the global faults in EL1.

Change-Id: I4de4a866d936f1f7f053479dc00c72c46e84d80d
This commit is contained in:
Charan Teja Kalla 2021-01-12 20:15:51 +05:30
commit 6d04630ea1
1 changed files with 2 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

8
qcom/msm-arm-smmu-yupik.dtsi
View file

@ -10,7 +10,7 @@
qcom,skip-init;
qcom,use-3-lvl-tables;
qcom,split-tables;
#global-interrupts = <2>;
#global-interrupts = <1>;
#size-cells = <1>;
#address-cells = <1>;
ranges;
@ -33,10 +33,7 @@
"gpu_cc_hub_cx_int_clk",
"gpu_cc_hub_aon_clk";
interconnects = <&gem_noc MASTER_GPU_TCU &mc_virt SLAVE_EBI1>;
interrupts = <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH>,
@ -77,13 +74,12 @@
#iommu-cells = <2>;
qcom,skip-init;
qcom,use-3-lvl-tables;
#global-interrupts = <2>;
#global-interrupts = <1>;
#size-cells = <1>;
#address-cells = <1>;
ranges;
dma-coherent;
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,