mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-07 12:25:00 -04:00
usb: dwc3: Set FORCE_MEM_CORE_ON bit of GCC_USB30_MASTER_CLK
USB FORCE_MEM_CORE_ON retains the USB controller CSR when system goes into and comes out from CXPC (i.e. using MX instead of CX). This change sets the FORCE_MEM_CORE_ON bit of GCC_USB30_MASTER_CLK by calling qcom_clk_set_flags API exposed by clock driver. Change-Id: Ifb83b1b02214b034be53d2b443ae101688b4a97e Signed-off-by: Pratham Pratap <prathampratap@codeaurora.org>
This commit is contained in:
parent
49eed0fdf5
commit
788e2f8e33
1 changed files with 3 additions and 0 deletions
|
|
@ -15,6 +15,7 @@
|
|||
#include <linux/iommu.h>
|
||||
#include <linux/ioport.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/clk/qcom.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/types.h>
|
||||
|
|
@ -2187,6 +2188,7 @@ static int dwc3_msm_config_gdsc(struct dwc3_msm *mdwc, int on)
|
|||
return ret;
|
||||
}
|
||||
|
||||
qcom_clk_set_flags(mdwc->core_clk, CLKFLAG_RETAIN_MEM);
|
||||
ret = clk_prepare_enable(mdwc->core_csr_clk);
|
||||
if (ret) {
|
||||
regulator_disable(mdwc->dwc3_gdsc);
|
||||
|
|
@ -2194,6 +2196,7 @@ static int dwc3_msm_config_gdsc(struct dwc3_msm *mdwc, int on)
|
|||
return ret;
|
||||
}
|
||||
} else {
|
||||
qcom_clk_set_flags(mdwc->core_clk, CLKFLAG_NORETAIN_MEM);
|
||||
clk_disable_unprepare(mdwc->core_csr_clk);
|
||||
ret = regulator_disable(mdwc->dwc3_gdsc);
|
||||
if (ret) {
|
||||
|
|
|
|||
Loading…
Reference in a new issue