ARM: dts: msm: Add Power management nodes for SDMSHRIKE

This change adds two items for power management.

1. Add PDC interrupt controller device. The interrupt map remains same as
sm8150. Also mention PDC as wakeup parent for TLMM.

2. Include power management for sm8150 for APSS low power modes and
various stats drivers.

Change-Id: I3473f86bbaa3c289199d3ca88d0c31be5712f145
This commit is contained in:
Veera Vegivada 2020-12-01 12:05:39 +05:30
commit 83c7822455
2 changed files with 20 additions and 1 deletions

View file

@ -3,11 +3,20 @@
compatible = "qcom,sdmshrike-pinctrl";
reg = <0x03000000 0xddc000>, <0x17c000f0 0x60>;
reg-names = "pinctrl", "spi_cfg";
interrupts =<GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
wakeup-parent = <&pdc>;
ufs_dev_reset_assert: ufs_dev_reset_assert {
config {

View file

@ -500,6 +500,15 @@
interrupt-parent = <&intc>;
};
pdc: interrupt-controller@b220000 {
compatible = "qcom,sm8150-pdc";
reg = <0xb220000 0x30000>, <0x17c000f0 0x64>;
qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>;
#interrupt-cells = <2>;
interrupt-parent = <&intc>;
interrupt-controller;
};
timer {
compatible = "arm,armv8-timer";
interrupts = <1 1 0xf08>,
@ -674,3 +683,4 @@
#include "sdmshrike-pinctrl.dtsi"
#include "sa8195-regulator.dtsi"
#include "sm8150-pm.dtsi"