A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-26 06:33:19 -04:00
Code Issues Projects Releases Packages Wiki Activity

qcacld-3.0: Add support for PCIE gen switch

Browse source 
Add PLD layer functions to facilitate PCIE gen switch using
cnss platform driver APIs.

Change-Id: Ie1a3273fa8949131937f43d3551cb500a033d59d
CRs-fixed: 2744991
This commit is contained in:
Manikandan Mohan 2020-07-29 17:23:40 -07:00 • committed by snandini
commit a439c17034
3 changed files with 47 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

12
core/pld/inc/pld_common.h
View file

@ -440,6 +440,18 @@ int pld_get_fw_files_for_target(struct device *dev,
u32 target_type, u32 target_version);
int pld_prevent_l1(struct device *dev);
void pld_allow_l1(struct device *dev);
/**
* pld_set_pcie_gen_speed() - Set PCIE gen speed
* @dev: device
* @pcie_gen_speed: Required PCIE gen speed
*
* Send required PCIE Gen speed to platform driver
*
* Return: 0 for success. Negative error codes.
*/
int pld_set_pcie_gen_speed(struct device *dev, u8 pcie_gen_speed);
void pld_is_pci_link_down(struct device *dev);
int pld_shadow_control(struct device *dev, bool enable);
void pld_schedule_recovery_work(struct device *dev,

15
core/pld/src/pld_common.c
View file

@ -642,6 +642,21 @@ void pld_allow_l1(struct device *dev)
}
}
int pld_set_pcie_gen_speed(struct device *dev, u8 pcie_gen_speed)
{
int ret = -EINVAL;
switch (pld_get_bus_type(dev)) {
case PLD_BUS_TYPE_PCIE:
ret = pld_pcie_set_gen_speed(dev, pcie_gen_speed);
break;
default:
pr_err("Invalid device type\n");
break;
}
return ret;
}
/**
* pld_is_pci_link_down() - Notification for pci link down event
* @dev: device

20
core/pld/src/pld_pcie.h
View file

@ -171,6 +171,12 @@ static inline void pld_pcie_allow_l1(struct device *dev)
{
}
static inline int pld_pcie_set_gen_speed(struct device *dev, u8 pcie_gen_speed)
{
return 0;
}
static inline void pld_pcie_link_down(struct device *dev)
{
}
@ -448,6 +454,20 @@ static inline void pld_pcie_allow_l1(struct device *dev)
cnss_pci_allow_l1(dev);
}
/**
* pld_pcie_set_gen_speed() - Wrapper for platform API to set PCIE gen speed
* @dev: device
* @pcie_gen_speed: PCIE gen speed required
*
* Send required PCIE Gen speed to platform driver
*
* Return: 0 for success. Negative error codes.
*/
static inline int pld_pcie_set_gen_speed(struct device *dev, u8 pcie_gen_speed)
{
return cnss_set_pcie_gen_speed(dev, pcie_gen_speed);
}
static inline void pld_pcie_link_down(struct device *dev)
{
cnss_pci_link_down(dev);