Merge "phy: ufs: Add UFS PHY support for Holi"

This commit is contained in:
qctecmdr 2020-07-24 13:58:28 -07:00 • committed by Gerrit - the friendly Code Review server
commit a5bfd60250
2 changed files with 13 additions and 4 deletions

View file

@ -89,6 +89,12 @@ config PHY_QCOM_UFS_QRBTC_SDM845
No low power mode support is present.
Doesn't restrict number of lanes.
config PHY_QCOM_UFS_V3
tristate
default PHY_QCOM_UFS
help
Support for 8nm UFS QMP phy present on QCOM chipsets.
endif
config PHY_QCOM_USB_HS

View file

@ -50,17 +50,20 @@ static int ufs_qcom_phy_qmp_v3_phy_calibrate(struct phy *generic_phy)
phy_cal_table_2nd_lane,
ARRAY_SIZE(phy_cal_table_2nd_lane));
} else {
ufs_qcom_phy_write_tbl(ufs_qcom_phy, phy_cal_table_rate_A_no_g4,
ARRAY_SIZE(phy_cal_table_rate_A_no_g4));
ufs_qcom_phy_write_tbl(ufs_qcom_phy, phy_cal_table_rate_A,
ARRAY_SIZE(phy_cal_table_rate_A));
if (ufs_qcom_phy->lanes_per_direction == 2)
ufs_qcom_phy_write_tbl(ufs_qcom_phy,
phy_cal_table_2nd_lane_no_g4,
ARRAY_SIZE(phy_cal_table_2nd_lane_no_g4));
phy_cal_table_2nd_lane,
ARRAY_SIZE(phy_cal_table_2nd_lane));
}
if (is_rate_B)
ufs_qcom_phy_write_tbl(ufs_qcom_phy, phy_cal_table_rate_B,
ARRAY_SIZE(phy_cal_table_rate_B));
/* flush buffered writes */
mb();
err = reset_control_deassert(ufs_qcom_phy->ufs_reset);
if (err) {
dev_err(dev, "Failed to deassert UFS PHY reset %d\n", err);