A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-08 21:22:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "ARM: dts: msm: Correct csid clock rate in Blair Camera" into camera-kernel.lnx.4.0

Browse source
This commit is contained in:
Camera Software Integration 2021-07-10 07:20:06 -07:00 • committed by Gerrit - the friendly Code Review server
commit ae607947c5
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
blair-camera.dtsi
View file

@ -724,7 +724,7 @@
<&gcc GCC_CAMSS_TFE_0_CLK_SRC>,
<&gcc GCC_CAMSS_TFE_0_CLK>;
clock-rates =
<266570000 0 0 0 300000000 0>,
<266571429 0 0 0 300000000 0>,
<426400000 0 0 0 460800000 0>,
<466500000 0 0 0 576000000 0>;
clock-cntl-level = "svs", "svs_l1", "turbo";
@ -788,7 +788,7 @@
<&gcc GCC_CAMSS_TFE_1_CLK_SRC>,
<&gcc GCC_CAMSS_TFE_1_CLK>;
clock-rates =
<266570000 0 0 0 300000000 0>,
<266571429 0 0 0 300000000 0>,
<426400000 0 0 0 460800000 0>,
<466500000 0 0 0 576000000 0>;
clock-cntl-level = "svs", "svs_l1", "turbo";
@ -852,7 +852,7 @@
<&gcc GCC_CAMSS_TFE_2_CLK_SRC>,
<&gcc GCC_CAMSS_TFE_2_CLK>;
clock-rates =
<266570000 0 0 0 300000000 0>,
<266571429 0 0 0 300000000 0>,
<426400000 0 0 0 460800000 0>,
<466500000 0 0 0 576000000 0>;
clock-cntl-level = "svs", "svs_l1", "turbo";