A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-14 00:24:41 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: Add USB CSR clock entry on Lahaina

Browse source 
USB CSR clock is required to keep ON for retaining USB controller
CSR while going into CXPC. Hence add USB CSR clock entries with
primary and secondary USB controller to support USB host mode bus
suspend usecase.

Change-Id: I1fe6dbedbb434a546fd719232411d37902b88f70
This commit is contained in:
Mayank Rana 2020-06-03 15:58:31 -07:00
commit b92c3f5e10
1 changed files with 6 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

10
qcom/lahaina-usb.dtsi
View file

@ -29,9 +29,10 @@
<&clock_gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
<&clock_gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
<&clock_gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
<&clock_gcc GCC_USB30_PRIM_SLEEP_CLK>;
<&clock_gcc GCC_USB30_PRIM_SLEEP_CLK>,
<&clock_gcc GCC_USB30_PRIM_MASTER_CLK__FORCE_MEM_CORE_ON>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"utmi_clk", "sleep_clk";
"utmi_clk", "sleep_clk", "core_csr_clk";
resets = <&clock_gcc GCC_USB30_PRIM_BCR>;
reset-names = "core_reset";
@ -355,9 +356,10 @@
<&clock_gcc GCC_AGGRE_USB3_SEC_AXI_CLK>,
<&clock_gcc GCC_USB30_SEC_MOCK_UTMI_CLK>,
<&clock_gcc GCC_USB30_SEC_SLEEP_CLK>,
<&clock_gcc GCC_USB3_SEC_CLKREF_EN>;
<&clock_gcc GCC_USB3_SEC_CLKREF_EN>,
<&clock_gcc GCC_USB30_SEC_MASTER_CLK__FORCE_MEM_CORE_ON>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"utmi_clk", "sleep_clk", "xo";
"utmi_clk", "sleep_clk", "xo", "core_csr_clk";
resets = <&clock_gcc GCC_USB30_SEC_BCR>;
reset-names = "core_reset";