A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-24 21:54:34 -04:00
Code Issues Projects Releases Packages Wiki Activity

Revert "ARM: dts: msm: Use PCIe_MSI for Shima"

Browse source 
This reverts commit 6b84a80dde.
Commit 6b84a80dde ("ARM: dts: msm: Use PCIe_MSI
for Shima") revert the synopsys MSI controller to GIC
interrupt controller. We are facing an issue where
wake MSI is enabled after DRV suspend by the time PCIe clocks
are off and also there is an interrupt latency with SNPS
controller.

Change-Id: Iaf47c2c8b9c188183d6ad0e72bb7d05b0b7262b7
This commit is contained in:
Vivek Pernamitta 2021-04-06 16:31:43 +05:30
commit ccf6e0c4f2
1 changed files with 1 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

11
qcom/shima-pcie.dtsi
View file

@ -33,7 +33,7 @@
0 0 0 3 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH
0 0 0 4 &intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
msi-parent = <&pcie0_msi_snps>;
msi-parent = <&pcie0_msi>;
perst-gpio = <&tlmm 94 0>;
wake-gpio = <&tlmm 96 0>;
@ -204,15 +204,6 @@
};
};
pcie0_msi_snps: qcom,pcie0_msi@a0000000 {
compatible = "qcom,pci-msi";
msi-controller;
reg = <0xa0000000 0x0>;
interrupt-parent = <&intc>;
interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
qcom,snps;
};
pcie0_msi: qcom,pcie0_msi@17a10040 {
compatible = "qcom,pci-msi";
msi-controller;