A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-11 07:03:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "ARM: dts: msm: Fix DDR OPP table entries"

Browse source
This commit is contained in:
qctecmdr 2021-04-26 08:46:45 -07:00 • committed by Gerrit - the friendly Code Review server
commit d103f928ed
1 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

20
qcom/sm6150.dtsi
View file

@ -593,16 +593,16 @@
ddr_bw_opp_table: ddr-bw-opp-table {
compatible = "operating-points-v2";
BW_OPP_ENTRY( 200, 4); /* 762 MB/s */
BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */
BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */
BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */
BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */
BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */
BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */
BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */
BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */
BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */
BW_OPP_ENTRY_DDR( 200, 4, 0x80); /* 762 MB/s */
BW_OPP_ENTRY_DDR( 300, 4, 0x80); /* 1144 MB/s */
BW_OPP_ENTRY_DDR( 451, 4, 0x80); /* 1720 MB/s */
BW_OPP_ENTRY_DDR( 547, 4, 0x80); /* 2086 MB/s */
BW_OPP_ENTRY_DDR( 681, 4, 0x80); /* 2597 MB/s */
BW_OPP_ENTRY_DDR( 768, 4, 0x80); /* 2929 MB/s */
BW_OPP_ENTRY_DDR(1017, 4, 0x80); /* 3879 MB/s */
BW_OPP_ENTRY_DDR(1353, 4, 0x80); /* 5161 MB/s */
BW_OPP_ENTRY_DDR(1555, 4, 0x80); /* 5931 MB/s */
BW_OPP_ENTRY_DDR(1804, 4, 0x80); /* 6881 MB/s */
};
cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {