mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-11 07:03:09 -04:00
dt-bindings: clock: Add support for BLAIR clock controllers
Update the GCC, GPUCC and DISPCC bindings for BLAIR device. Change-Id: Icd841e4182dad6f0150a809a965cb82c94ddd26c
This commit is contained in:
parent
3fb6e857db
commit
f549366d31
3 changed files with 3 additions and 0 deletions
|
|
@ -17,6 +17,7 @@ Required properties :
|
|||
"qcom,sm6150-dispcc"
|
||||
"qcom,sa6155-dispcc"
|
||||
"qcom,monaco-dispcc"
|
||||
"qcom,blair-dispcc"
|
||||
|
||||
- reg : shall contain base register location and length.
|
||||
- #clock-cells : from common clock binding, shall contain 1.
|
||||
|
|
|
|||
|
|
@ -39,6 +39,7 @@ Required properties :
|
|||
"qcom,sa6155-gcc"
|
||||
"qcom,monaco-gcc"
|
||||
"qcom,direwolf-gcc"
|
||||
"qcom,blair-gcc"
|
||||
|
||||
- reg : shall contain base register location and length
|
||||
- vdd_cx-supply: The vdd_cx logic rail supply.
|
||||
|
|
|
|||
|
|
@ -13,6 +13,7 @@ Required properties :
|
|||
"qcom,sm6150-gpucc",
|
||||
"qcom,sa6155-gpucc".
|
||||
"qcom,monaco-gpucc"
|
||||
"qcom,blair-gpucc"
|
||||
|
||||
- reg: shall contain base register offset and size.
|
||||
- reg-names: names of registers listed in the same order as in the reg property.
|
||||
|
|
|
|||
Loading…
Reference in a new issue