Commit graph

884,342 commits

Author SHA1 Message Date
Vivek Aknurwar
9cf8d17297 dt-bindings: clock: dispcc: Remove mdss dp crypto clocks
Remove mdss dp crypto clocks and general clk frequency plan update.

Change-Id: I7189244c838b69b3c3c2a643aeb1b56802bd431f
Signed-off-by: Vivek Aknurwar <viveka@codeaurora.org>
2020-05-14 11:54:55 -07:00
Vivek Aknurwar
726a950518 clk: qcom: Add support to proxy vote until clk controllers sync states
Clock consumers gets deferred due to their dependencies during device
boot/probes, and can not put essential vdd vote before clock late init
clk_disable_unused() un-votes them. This behavior breaks functionality of
keeping clocks/feature continuously enabled from boot to HLOS. Putting
proxy vdd votes will ensure that votes are hold till consumer sync states
and it gives chance to consumers act on necessary votes when it's ready.

Also clock controller can not rely on consumers to vote vdd votes during
boot/probe sequence in all paths of clk provided consumed APIs. Putting
proxy votes makes sure that clk driver can access it's provided register
access.

Change-Id: I79301ff354b3ab53cc7c05db5e1dc75223228de6
Signed-off-by: Vivek Aknurwar <viveka@codeaurora.org>
2020-05-14 11:52:22 -07:00
Vivek Aknurwar
a0bcc432eb clk: qcom: lahaina: Enable common regulator handle initialization
Enable common regulator handle initialization by adding clk regulator
vote data and clean up clock controllers probe functions to allow
them to move to common clock regulator initialization at one place.

Change-Id: I058982d5e5ed6db7bf856e16b6d39bc0e68f44f3
Signed-off-by: Vivek Aknurwar <viveka@codeaurora.org>
2020-05-14 11:52:13 -07:00
Vivek Aknurwar
e0c90ebd0d clk: qcom: Add common regulator handle initialization
To clean up clock controllers probe function, move to common regulator
handle initialization.

Also add common multiple regulator initialization support within
single clk_vdd_class.

Change-Id: I999966d3bc877e0e8bcbb54839c0dd86f41869bd
Signed-off-by: Vivek Aknurwar <viveka@codeaurora.org>
2020-05-14 11:51:57 -07:00
Amir Vajid
324982fad1 PM / devfreq: qoslat: implement get_dev_status()
The qoslat devfreq device does not implement the
get_dev_status() devfreq profile API. This will
lead to a crash if a governor tries to invoke
devfreq_update_stats(). Implement the API to prevent
this from happening.

Change-Id: I668c3b55a1585d8eb561da03475e1567b194feef
Signed-off-by: Amir Vajid <avajid@codeaurora.org>
2020-05-14 11:17:07 -07:00
Taniya Das
837c6de1df cpufreq: qcom-cpufreq-hw: Simplify the boost frequency
Update the logic to handle multiple boost frequencies and also add the
frequencies to the OPP irrespective of normal or boost frequency.

Change-Id: I5b6dc8b157128392fd79e910c88911d6f4bd7b4d
Signed-off-by: Taniya Das <tdas@codeaurora.org>
2020-05-14 21:32:43 +05:30
Maulik Shah
39be349f8b drivers: qcom: rpmh_master_stat: Remove unused size for SMEM item
Size is not used in stats driver after reading item from qcom_smem_get().
It can be passed as NULL if the caller of this API don't intend to use
it anywhere. Update driver to remove unused variable.

Change-Id: I60fe4e193fff4366eda0f29c684806421e9e6b86
Signed-off-by: Maulik Shah <mkshah@codeaurora.org>
2020-05-14 18:25:40 +05:30
Deepak Kumar
107ba99180 msm: kgsl: Disable GBIF_CLIENT_QOS on all A660 GPU revisions
RBBM_GBIF_CLIENT_QOS_CNTL needs to be programmed to zero for
all A660 GPU revisions. Correct the check to ensure zero is
programmed for all revisions.

Change-Id: I610d03312cc80b65eaf10179c5e868d327112138
Signed-off-by: Deepak Kumar <dkumar@codeaurora.org>
2020-05-14 15:47:55 +05:30
Mao Jinlong
90dca6b4a1 CSR: Keep qdss clk being on for msr register before msr_reset
Swao msr registers' value will be reset to 0 when qdss clock is off.
Enable the qdss clock before set the msr register value and disable
the qdss clock after msr rest. It will make sure that the msr register
value won't be reset during tpdm enabled.

Change-Id: I79a26c47e7c5db88cf67a1b88bc9b2046c87b78e
Signed-off-by: Mao Jinlong <jinlmao@codeaurora.org>
2020-05-14 17:56:33 +08:00
Shiraz Hashim
15d33a027d nvmem: core: Export nvmem cell info to userspace
Existing nvmem framework export full register space
as nvmem binary, but not exporting child node of nvmem
which is nvmem cell. Kernel can read the specific cell
by using nvmem_cell_read but userspace don't have such
provision.

Add framework to export nvmem cell as well, So
userspace can use it directly.

Change-Id: I3b41a91820f6d2a4536933e7bab4ac1b94f1541a
Signed-off-by: Shiraz Hashim <shashim@codeaurora.org>
Signed-off-by: Gaurav Kohli <gkohli@codeaurora.org>
2020-05-13 23:57:51 -07:00
Faiyaz Mohammed
3398816a64 iommu/arm-smmu: Updates probe defer handle from secure_buffer
- If probe_defer from secure_buffer received, we are raising the below
 warning from arm_smmu_assign_table.

arm_smmu_assign_table+0x124/0x130arm_smmu_attach_dev+0x9c8/0x1098
iommu_group_add_device+0x1ac/0x460
iommu_group_get_for_dev+0xc4/0x2b4
arm_smmu_add_device+0x330/0x4f8
iommu_probe_device+0x98/0x110
of_iommu_configure+0xac/0x1b4
of_dma_configure+0x198/0x320
platform_dma_configure+0x1c/0x30
really_probe+0x234/0x8a8
driver_probe_device+0x70/0x144
__device_attach_driver+0x138/0x1fc
bus_for_each_drv+0xa4/0x120

- with this change we will be clearing the smmu domain, if probe_defer
  from secure_buffer driver received.

Change-Id: Iad8a262e7d0ec8f49d94f521c4d43d3ec6931c8d
Signed-off-by: Faiyaz Mohammed <faiyazm@codeaurora.org>
2020-05-13 21:57:10 -07:00
Raghavendra Rao Ananta
4fbfcf8302 arm64: ABI: Update the ABI whitelist for OOM notifiers
Add register_oom_notifer and unregister_oom_notifier to
the QCOM whitelist and update the ABI snapshot accordingly.

Change-Id: I6b3888f909348dfbad4f0ede565ba616336b2388
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
2020-05-13 21:22:53 -07:00
Tony Truong
3d5f6ea3f4 msm: pcie: add support to manage PCIe PHY PLL block
Some chipsets require PCIe root complex driver to manually
control PCIe PHY PLL block. Add support to power on PCIe PHY PLL
block if it has been manually powered down.

Change-Id: Iee2b7e9fd80e537a0b2983827261297c8642a3b7
Signed-off-by: Tony Truong <truong@codeaurora.org>
2020-05-13 18:30:40 -07:00
Edgar Flores
0cc4c7b94a msm: adsprpc: add support to print logs on VERIFY failures
Add support for eng builds to print error logs when VERIFY
statements fail. Driver needs to be recompiled with feature
flag enabled.

Change-Id: If3519003425bb40b3c653c88ed975f5a818c9bb2
Signed-off-by: Edgar Flores <edgarf@codeaurora.org>
2020-05-13 18:26:57 -07:00
Tony Truong
53e78f9f25 msm: pcie: add DRV SSR support during DRV resume
If the DRV subsystem goes through SSR (subsystem reset), then
PCIe root complex driver needs to handle recovering PCIe
controller and PHY accordingly.

Change-Id: I230e196725901acac29843b372aae5805a0763e7
Signed-off-by: Tony Truong <truong@codeaurora.org>
2020-05-13 18:07:23 -07:00
Zhen Kong
b6215698c0 qseecom: process smcinvoke callback request
add operation to deal with smcinvoke callback request

Change-Id: Ia79b380691dbda4298cdf088fe1a09280767ef17
Signed-off-by: Zhen Kong <zkong@codeaurora.org>
2020-05-13 17:39:08 -07:00
Jeevan Shriram
bf6240630c ARM: dts: msm: Create softlink for vendor specific dt
Create a softlink in arm directory for generating vendor specific
devicetree blob for ARM 32 based targets.

Change-Id: Id705f3e4e346bb9b3aebcc98a0a072b7511c4aae
Signed-off-by: Jeevan Shriram <jshriram@codeaurora.org>
2020-05-13 17:17:15 -07:00
Jeevan Shriram
bf37651bec drivers: pinctrl: Add pinctrl support for SDXLEMUR target
Add pinctrl driver support for SDXLEMUR target.

Change-Id: I898263789f5d9ddc1a2732b41e125b4031ea24b6
Signed-off-by: Jeevan Shriram <jshriram@codeaurora.org>
2020-05-13 17:17:15 -07:00
Eric Laurent
e3649eb233 ALSA: Compress - dont use lock for all ioctls
Some simple ioctls like timsetamp query, capabities query can be
done anytime and should not be under the stream lock. Move these to
snd_compress_simple_iotcls() which is invoked without lock held.

While at it, improve readblity a bit by sprinkling some empty lines.

Change-Id: Icc8ffdadd565c635f6a95e7e5bdda76257f24ea3
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Eric Laurent <elaurent@google.com>
Git-commit: 6a44374b8b92e9946dc1e5c15c2a11003aa859b1
Git-repo: https://android.googlesource.com/kernel/msm
[dhakumar@codeaurora.org: resolved merge conflicts]
Signed-off-by: Dhananjay Kumar <dhakumar@codeaurora.org>
[bgoswami@codeaurora.org: resolved merge conflicts]
Signed-off-by: Banajit Goswami <bgoswami@codeaurora.org>
Signed-off-by: Meng Wang <mwang@codeaurora.org>
2020-05-13 17:02:17 -07:00
Meng Wang
a93f8ae6a7 Revert "ALSA: jack: Add support to report second microphone"
This reverts commit c559fb7c52.
This change is not needed anymore as ANC is not supported.

Change-Id: I522971a59945a84a71d243120d2b43ac67f2ae7f
Signed-off-by: Meng Wang <mengw@codeaurora.org>
2020-05-13 17:01:23 -07:00
Sriharsha Allenki
ebce97468b usb: dwc3: Use an ordered workqueue for sm_work
The sm_work needs to be queued on an ordered workqueue.
The create_freezable() does not ensure the ordered attribute
needed.
Hence, use the alloc_ordered_workqueue() instead of it
with the flags WQ_FREEZABLE and WQ_MEM_RECLAIM.

Change-Id: I535cb826f117b0162efb87639c85d7b1634a441a
Signed-off-by: Sriharsha Allenki <sallenki@codeaurora.org>
2020-05-13 16:03:16 -07:00
Prakruthi Deepak Heragu
a6399734e9 defconfig: Enable CONFIG_DEBUG_FS for holi
As DEBUG_FS dependency in trace kconfig is removed, explicitly enable
DEBUG_FS config in qgki config.

Change-Id: I161dce23a5dc4e8806d893d57765d814e0b40080
Signed-off-by: Prakruthi Deepak Heragu <pheragu@codeaurora.org>
2020-05-13 15:20:52 -07:00
Sudheer Papothi
8b03f0c21b ASoC: pcm: QGKI startup sequence for playback and capture
QGKI startup sequence for playback and capture to be
compliant with GKI.

Change-Id: If4f599b07a5724614cfbd3062f32870f4592e5d1
Signed-off-by: Sudheer Papothi <spapothi@codeaurora.org>
2020-05-13 13:41:06 -07:00
Prakruthi Deepak Heragu
7c7e14a080 arm64: defconfig: Disable CONFIG_CFI_PERMISSIVE flag
Convert all CFI warnings to errors. This puts CFI in enforcing mode.
ALL CFI errors will now end up crashing the device.

Change-Id: Id913da6ed79dd0258f5989c7787b860ce7c4892a
Signed-off-by: Prakruthi Deepak Heragu <pheragu@codeaurora.org>
2020-05-13 11:31:57 -07:00
Isaac J. Manjarres
27aa4d224b soc: qcom: mem-buf: Add support for restricting memory transfers
The mem-buf driver follows a supplier and consumer model
to enforce what the instance of the driver on a particular
Virtual Machine (VM) can and cannot do. These roles are
conveyed through the qcom,mem-buf-capabilities property.

A driver on a VM that has the supplier capability is able
to lend and share memory to other VMs, but cannot request
memory from another VM.

In the other direction, a VM with consumer capability is
only capable of requesting memory from other VMs, but cannot
satisfy memory requests from other VMs.

Change-Id: I1d258bdaafbbdb020831afc85c47f44a5ec93940
Signed-off-by: Isaac J. Manjarres <isaacm@codeaurora.org>
2020-05-13 09:57:11 -07:00
qctecmdr
53badd7fe5 Merge "arm64: defconfig: Add support for Global clock controller for SHIMA" 2020-05-13 08:58:32 -07:00
qctecmdr
4125d2a3fa Merge "pinctrl: qcom: Add affinity callbacks to msmgpio IRQ chip" 2020-05-13 08:58:32 -07:00
qctecmdr
182eb05c1e Merge "soc: qcom: spss_utils: protect from event signaled twice" 2020-05-13 08:58:31 -07:00
qctecmdr
09451a3379 Merge "msm: ipa: enable SYSPIPE_ERR_DETECTION bit for deaggr_err" 2020-05-13 04:46:53 -07:00
qctecmdr
4198b6f393 Merge "regulator: qpnp-amoled: add support to configure single phase for IBB" 2020-05-13 04:46:52 -07:00
qctecmdr
fc82c60db2 Merge "arm64: defconfig: Enable CONFIG_UNUSED_KSYMS_WHITELIST_ONLY" 2020-05-13 00:38:16 -07:00
qctecmdr
d224f95849 Merge "scsi: ufshcd-qti: Keep the correct device and link state" 2020-05-12 21:14:48 -07:00
qctecmdr
ba125366f2 Merge "mmc: Define config flag to add qcom code to upstream module" 2020-05-12 21:14:48 -07:00
Saravana Kannan
e0d015a1af UPSTREAM: driver core: Skip unnecessary work when device doesn't have sync_state()
A bunch of busy work is done for devices that don't have sync_state()
support. Stop doing the busy work.

Signed-off-by: Saravana Kannan <saravanak@google.com>
Link: https://lore.kernel.org/r/20200221080510.197337-4-saravanak@google.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
(cherry picked from commit 77036165d8bcf7c7b2a2df28a601ec2c52bb172d)
Bug: 151865289
Change-Id: Id513185be93c036150ffd7156104f898fec70c11
Git-commit: a27d26af7d
Git-repo: https://android.googlesource.com/kernel/common
Signed-off-by: Blagovest Kolenichev <bkolenichev@codeaurora.org>
2020-05-12 18:13:14 -07:00
qctecmdr
c5a30a55c4 Merge "msm: kgsl: Handle page allocation failure" 2020-05-12 17:25:50 -07:00
qctecmdr
07eb235412 Merge "hvc: haven: Prevent tty layer from closing SELF console" 2020-05-12 17:25:49 -07:00
qctecmdr
828f3e4cd2 Merge "Send actual keylen to TZ" 2020-05-12 17:25:49 -07:00
qctecmdr
c3d79e3dda Merge "firmware: qcom: add enlarged qsee log support" 2020-05-12 17:25:49 -07:00
qctecmdr
ea535676ab Merge "soc: qcom: hwkm: fix minor issues" 2020-05-12 17:25:48 -07:00
qctecmdr
7d84d3968c Merge "clk: qcom: gdsc-regulator: Poll PWR_ON during GDSC HW to SW mode switch" 2020-05-12 17:25:48 -07:00
Puja Gupta
2ca37d25bb arm64: add config option to enable DT overlay
Add config option to enable DT overlay. This option sets DTC_FLAGS to
enable DT compilation with overlay support.

Change-Id: I74b1ed9828ec94093fab40a70c0cd0c155796c94
Signed-off-by: Puja Gupta <pujag@codeaurora.org>
Signed-off-by: Venkata Narendra Kumar Gutta <vnkgutta@codeaurora.org>
Signed-off-by: Elliot Berman <eberman@codeaurora.org>
2020-05-12 14:36:45 -07:00
Saurabh Sahu
8ae959a72f defconfig: holi: Add support for Global clock controller
Enable Global clock controller for HOLI.

Change-Id: I3f02247693636e13c0bd925baff75491c9183c14
Signed-off-by: Saurabh Sahu <sausah@codeaurora.org>
2020-05-12 10:51:35 -07:00
qctecmdr
1564028080 Merge "devfreq: memlat: correct null pointer derference" 2020-05-12 10:31:40 -07:00
qctecmdr
6cd002dcaf Merge "arm64: defconfig: enable dynamic debug for genericarmv8" 2020-05-12 10:31:40 -07:00
qctecmdr
c36a89d320 Merge "defconfig: enable display configs for trusted VM" 2020-05-12 10:31:39 -07:00
Raghavendra Rao Ananta
ba4aef7361 soc: qcom: socinfo: Fix array out-of-bounds access
Socinfo driver's socinfo_get_id_string() does an array based
indexing with the socid to get the entry for the current
platform in soc_id[]. However, the soc_id[] is linearly
mapped and not arranged to be indexed with the socid (unlike
previous targets). This would cause an out-of-bounds array
access in the soc_id[] array.

Hence to fetch the name, rely on the already existing function,
socinfo_machine(), which would iterate over the array and
return a matching machine name for the id supplied.

Change-Id: Ib7070732ac4ec99a32eb3f79c74abf2903398f53
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
2020-05-12 10:29:28 -07:00
Mahesh Kumar Kalikot Veetil
3a72c93ee1 cnss2: Enable io-coherency
Don't disable 'io-coherency' by default in cnss2 driver. PCI device
tree property "dma-coherent" controls this feature.

Change-Id: Iba4505cd011950ddaed1115ec32fd609f49aa415
Signed-off-by: Mahesh Kumar Kalikot Veetil <mkalikot@codeaurora.org>
2020-05-12 10:12:49 -07:00
Raghavendra Rao Ananta
a3ad7c21e4 arm64: defconfig: Enable CONFIG_UNUSED_KSYMS_WHITELIST_ONLY
Enable CONFIG_UNUSED_KSYMS_WHITELIST_ONLY for Lahaina's GKI
platform to detect if an update to the whitelist is needed.

Also update the ABI snapshot as many of the function will be
seen as deleted.

Change-Id: I5e96899dd69462e1a32ae7b512be8d4de9ea1b2d
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
2020-05-12 09:40:12 -07:00
Raghavendra Rao Ananta
9ec36c01e0 kbuild: Add support for CONFIG_UNUSED_KSYMS_WHITELIST_ONLY
CONFIG_UNUSED_KSYMS_WHITELIST_ONLY extends the support for the
existing CONFIG_UNUSED_KSYMS_WHITELIST in a way that, if enabled,
it would allow the kbuild to export ONLY the symbols that are
supplied as a part of whitelist (and of course the ones exported
by modules). That is, the build would break for modules during
modpost with:
ERROR: "<symbol>" [<module>.ko] undefined!

When enabled, the option is quite useful in build integration
systems to detect if the whitelist file needs an update.

Change-Id: Ica0a270214d4d51f6e2269fdc591fb86acbc4f97
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
2020-05-12 09:40:12 -07:00
Raghavendra Rao Ananta
d476d5adbf ABI: Add initial snapshot of QCOM whitelists
Add the initial snapshot of Qualcomm's whitelist of ABI symbols
(internal and external) for arm64 platforms.

Change-Id: I9676856d842ba93a9ae48fce39b9956c2ab7c972
Signed-off-by: Raghavendra Rao Ananta <rananta@codeaurora.org>
2020-05-12 09:40:04 -07:00