No description
  • C 98.2%
  • Assembly 1%
  • Makefile 0.3%
  • Shell 0.2%
  • Python 0.1%
Find a file
Repository files (latest commit first)
Filename Latest commit message Latest commit date
Mukund Madhusudan Atre afa957e59e msm: camera: isp: Write zero to clear register after global clear command
Clear registers hold the programmed values unless explicitly set to zero.
This can cause problems in cases where a global clear is issued which
encompasses the registers for which clear mask was set in a different
instance of IRQ controller. We should not wait for the next IRQ to clear
the undesired bits in clear register. This change makes sure that the
actions of a particular IRQ controller do not affect the other. Write
zeros explicitly to clear registers corresponding to status registers
after global clear is issued in IRQ handler.

CRs-Fixed: 2775499
Change-Id: Ic57302e5862d9453a94c4e8f470215dacb8978ec
Signed-off-by: Mukund Madhusudan Atre <matre@codeaurora.org>
2020-09-28 12:02:07 -07:00
config msm: camera: common: Enable dlkm for holi 2020-08-24 23:42:08 +05:30
drivers msm: camera: isp: Write zero to clear register after global clear command 2020-09-28 12:02:07 -07:00
include/uapi msm: camera: memmgr: increase max slot count into 2048 2020-09-08 19:56:32 -07:00
Makefile msm: camera: cpas: Add support for shima camnoc 2020-06-29 19:43:09 +05:30