No description
  • C 98.2%
  • Assembly 1%
  • Makefile 0.3%
  • Shell 0.2%
  • Python 0.1%
Find a file
Repository files (latest commit first)
Filename Latest commit message Latest commit date
Gopala Krishna Nuthaki ddaae4656a ARM: dts: msm: Update BCL, Alarm and CPU thermal mitigation for SHIMA
Update the BCL rule in SHIMA to include CDSP mitigation for
all three violations.

Update PM8350 alarm rule in SHIMA to have cpufreq as mitigation
devcie instead of cpu-isolate cooling device for silver and gold
cores.

Update silver core mitigation to ensure minimum operating
performance.

Change-Id: I5ba29ee1e606cf9104e4ab4745606c473b9ea497
2020-11-25 00:37:29 -08:00
bindings Merge "ARM: dts: msm: Add Wakeup interrupt controller for scuba-iot" 2020-11-24 09:02:36 -08:00
qcom ARM: dts: msm: Update BCL, Alarm and CPU thermal mitigation for SHIMA 2020-11-25 00:37:29 -08:00
Makefile ARM: dts: vendor: Add an initial Makefile to the vendor 2019-06-04 16:50:48 -07:00