No description
  • C 98.2%
  • Assembly 1%
  • Makefile 0.3%
  • Shell 0.2%
  • Python 0.1%
Find a file
Repository files (latest commit first)
Filename Latest commit message Latest commit date
Santosh Mardi e3c839b105 ARM: dts: msm: add DCVS nodes for shima target
Add DCVS nodes to scale L3, LLCC and DDR based on the traffic
for shima target.

Change-Id: I129119f4ffb4b1c897ef2281eacab8ef21be05d2
2020-08-11 21:33:50 -07:00
bindings Merge "dt-bindings: clock: Add rpmh clock bindings for sdxlemur" 2020-08-11 15:30:40 -07:00
qcom ARM: dts: msm: add DCVS nodes for shima target 2020-08-11 21:33:50 -07:00
Makefile ARM: dts: vendor: Add an initial Makefile to the vendor 2019-06-04 16:50:48 -07:00