A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-10 22:40:54 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "ARM: dts: msm: Add SDPM domain indexes for YUPIK"

Browse source
This commit is contained in:
qctecmdr 2021-04-16 06:46:56 -07:00 • committed by Gerrit - the friendly Code Review server
commit 40e4dab9e0
2 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
bindings/cpufreq/cpufreq-qcom-hw.txt
View file

@ -50,6 +50,12 @@ Properties:
should have the "pdmem-domainX" to indicate the
corresponding bases.
- qcom,sdpm-cx-mx-<id>
Usage: Optional
Value type: <prop-encoded-array>
Definition: Addresses and sizes for the SDPM memory of the HW bases
in each frequency domain, indicated by an "id"(0/1/2).
* Property qcom,freq-domain
Devices supporting freq-domain must set their "qcom,freq-domain" property with
phandle to a cpufreq_hw followed by the Domain ID(0/1) in the CPU DT node.
@ -181,6 +187,8 @@ DCVS state together.
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
qcom,sdpm-cx-mx-1 = <0x00636f08 0x4>;
qcom,sdpm-cx-mx-2 = <0x00636f0c 0x4>;
#freq-domain-cells = <1>;
};

3
qcom/yupik.dtsi
View file

@ -1162,6 +1162,9 @@
<GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
qcom,sdpm-cx-mx-1 = <0x00636f08 0x4>;
qcom,sdpm-cx-mx-2 = <0x00636f0c 0x4>;
#freq-domain-cells = <2>;
};