A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-07 20:33:58 -04:00
Code Issues Projects Releases Packages Wiki Activity

iommu: read tcu clock testbus properly

Browse source 
Porgramming guide for tcu clock testbus controller says:

1) Write to the ARM_SMMU_TESTBUS_SEL_HLOS1_NS.
2) Read from the ARM_SMMU_TCU_TESTBUS_HLOS1_NS

to know the internal smmu clock status. Program them accordingly.

Change-Id: I6140d877c2d8366030699fb04099078ebb3b6e2c
Fixes: 47b2cb7ab2 ("iommu: arm-smmu: update access to SMMU TCU testbus registers with scm call")
Signed-off-by: Charan Teja Reddy <charante@codeaurora.org>
This commit is contained in:
Charan Teja Reddy 2021-03-01 16:31:45 +05:30
commit b9970b80c4
2 changed files with 6 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

5
drivers/iommu/arm-smmu-debug.c
View file

@ -1,6 +1,6 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
* Copyright (c) 2019-2021, The Linux Foundation. All rights reserved.
*/
#include <linux/kernel.h>
@ -38,12 +38,13 @@ u32 arm_smmu_debug_tcu_testbus_select(phys_addr_t phys_addr,
int ret = 0;
if (testbus == CLK_TESTBUS) {
offset = ARM_SMMU_TESTBUS_SEL_HLOS1_NS;
if (write) {
offset = ARM_SMMU_TESTBUS_SEL_HLOS1_NS;
writel_relaxed(val, tcu_base + offset);
/* Make sure tcu select register is written to */
wmb();
} else {
offset = ARM_SMMU_TCU_TESTBUS_HLOS1_NS;
return readl_relaxed(tcu_base + offset);
}
} else {

5
drivers/iommu/arm-smmu-debug.h
View file

@ -1,11 +1,12 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2020, The Linux Foundation. All rights reserved.
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
*/
#define ARM_SMMU_TESTBUS_SEL 0x25E4
#define ARM_SMMU_TESTBUS 0x25E8
#define ARM_SMMU_TESTBUS_SEL_HLOS1_NS 0x8
#define ARM_SMMU_TCU_TESTBUS_HLOS1_NS 0x28
#define DEBUG_TESTBUS_SEL_TBU 0x50
#define DEBUG_TESTBUS_TBU 0x58
@ -21,7 +22,7 @@
#define TCU_PTW_QUEUE_MASK GENMASK(7, 0)
#define TCU_CACHE_TESTBUS_SEL 0x1
#define TCU_CACHE_LOOKUP_QUEUE_SIZE 32
#define TCU_CLK_TESTBUS_SEL 0x200
#define TCU_CLK_TESTBUS_SEL 0x300
#define TBU_CLK_GATE_CONTROLLER_TESTBUS_SEL 0x1