Merge "ARM: dts: msm: Update capacity-dmips-mhz values for Shima"

This commit is contained in:
qctecmdr 2020-06-26 17:34:05 -07:00 • committed by Gerrit - the friendly Code Review server
commit ee6fc394e0

View file

@ -169,7 +169,7 @@
reg = <0x0 0x700>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 2 4>;
capacity-dmips-mhz = <1946>;
capacity-dmips-mhz = <1985>;
dynamic-power-coefficient = <552>;
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
next-level-cache = <&L2_7>;