A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-11 07:03:09 -04:00
Code Issues Projects Releases Packages Wiki Activity
5,003 commits 10 branches 0 tags 2.1 GiB
Commit graph

5,003 commits

This branch
This branch
All branches
Author SHA1 Message Date
Jayadev K
cdd5fbc8ea ARM: dts: qcom: Add HS-I2S device tree support on SA8195 
1. Add device nodes for HS-I2S interface.
2. Correct gpio function in sleep state.

Change-Id: If1c986f64f314c0fb0134dee831236739e4a1d02
 2021-04-29 13:07:38 +05:30
qctecmdr
ba4bbbae3a Merge "ARM: dts: msm: Add support for clock controllers for BLAIR" 2021-04-28 17:58:45 -07:00
qctecmdr
39d7283321 Merge "ARM: dts: msm: Enable LLCC support in IOSS for sdxlemur" 2021-04-28 17:58:45 -07:00
qctecmdr
c228230318 Merge "Revert "ARM: dts: msm: Disable NPU DCVS support on SM8150"" 2021-04-28 17:58:45 -07:00
qctecmdr
925466bdbe Merge "ARM: dts: msm: Add GPUCC clock node and GDSCs for MONACO" 2021-04-28 17:58:44 -07:00
Saurabh Sahu
3f9968c71f ARM: dts: msm: Add GPUCC clock node and GDSCs for MONACO 
GPUCC clock nodes is required for clocks client to request,
so add support for the same. Also add the GDSCs
required by clients for MONACO.

Change-Id: I2eb3f35e48a1f7f44c93df64384cee1af871416a
 2021-04-28 21:03:41 +05:30
qctecmdr
3c97eb02f2 Merge "ARM: dts: msm: Enlarge the minidump cma area" 2021-04-27 22:49:31 -07:00
qctecmdr
dfd0b24f2a Merge "bindings: clock: Add debugcc bindings for BLAIR" 2021-04-27 22:49:31 -07:00
qctecmdr
b5c7f38e39 Merge "ARM: dts: msm: Adding new DT entries for ETH bridging" 2021-04-27 22:49:31 -07:00
qctecmdr
cc00b977d2 Merge "ARM: dts: msm: Add eMMC card support for monaco" 2021-04-27 22:49:30 -07:00
qctecmdr
378af93f72 Merge "dt-bindings: iio: qcom,spmi-vadc: Add PMIC5 GEN3 ADC bindings" 2021-04-27 22:49:30 -07:00
Jinesh K. Jayakumar
2317b5f55b ARM: dts: msm: Enable LLCC support in IOSS for sdxlemur 
Enable LLCC support in IOSS v2 for sdxlemur for ethernet link speeds
higher than 5 Gbps.

Change-Id: Ibaa0dcd411d0fbc3324bed6a72c878e04e719b45
 2021-04-27 21:55:19 -07:00
qctecmdr
895785f495 Merge "ARM: dts: msm: Add MX property for PCIe on sdxlemur" 2021-04-27 20:12:56 -07:00
Jishnu Prakash
6d27ecf33a dt-bindings: iio: qcom,spmi-vadc: Add PMIC5 GEN3 ADC bindings 
PMIC5 GEN3 ADC has support for clients to read voltage and
current on supported channels connected to the PMIC.
Clients include reading voltage phone power and on board system
thermistors for thermal management. ADCs on certain PMICs have
support to read battery current.

Change-Id: Ief7cbdf77d227ba2cb4ef7919aa66d9962d98e37
 2021-04-27 16:54:18 +05:30
Shreyas K K
3ddc9e9953 Revert "ARM: dts: msm: Disable NPU DCVS support on SM8150" 
Enable NPU DCVS support.
This reverts commit d641513439.

Change-Id: I6f5cecf8aa05ba5582da3a5cbadc0d5e5c98b477
 2021-04-27 15:07:52 +05:30
Shreyas K K
76e239db3f Revert "ARM: dts: msm: Disable NPU DCVS support on SA8195" 
Enable NPU DCVS support.
This reverts commit d703024c34.

Change-Id: If193f56329cbec08a00edcc59838ba33dba1eefb
 2021-04-27 15:07:44 +05:30
Kuichu Ni
efb8949aee ARM: dts: msm: Enlarge the minidump cma area 
Enlarge the minidump cma area due to a number of new DTSI nodes
(mainly related to CPU cache minidumps) have been added, which
require more space.

Change-Id: I985d2bc74124e75c65ac98f0c207a76ee868c4b7
 2021-04-27 16:57:48 +08:00
Madhuri Medasani
2e55bc6bef ARM: dts: msm: Add support for clock controllers for BLAIR 
Enable GPUCC, DISPCC and DEBUGCC and update RPMCC
to use holi-rpmcc instead of dummy for BLAIR RUMI.

Change-Id: Ia3aa16e4181aa3e2760eb2981af24c6111d27a32
 2021-04-27 09:33:52 +05:30
Madhuri Medasani
eb9b7b1b8a bindings: clock: Add debugcc bindings for BLAIR 
Add debugcc clock controller bindings to support BLAIR.

Change-Id: Ib8fe2baabf741a6d0d500893a10e137c7344b4d3
 2021-04-27 09:24:52 +05:30
Taniya Das
fee07b543a ARM: dts: msm: Update CPUFREQ-HW nodes for Blair 
Enable CPU frequency scaling and debug nodes for BLAIR.

Change-Id: I68cad665c716283298f08bb4501c7dd646dd8758
 2021-04-27 09:22:56 +05:30
qctecmdr
da8ec358c3 Merge "ARM: dts: msm: Add extcon node for sdxlemur-atp" 2021-04-26 18:03:54 -07:00
qctecmdr
13eb48b7fe Merge "ARM: dts: msm: setting clk is provided by SOC" 2021-04-26 12:17:58 -07:00
qctecmdr
3b587184e2 Merge "bindings: spmi: spmi-pmic-arb: Add description for "qcom,mid"" 2021-04-26 12:17:58 -07:00
qctecmdr
92e3cc4f2f Merge "dt-bindings: Add DT bindings for scuba" 2021-04-26 12:17:58 -07:00
qctecmdr
e9d39bab4f Merge "ARM: dts: msm: Correcting watchdog node in blair-rumi.dtsi" 2021-04-26 08:46:45 -07:00
qctecmdr
d103f928ed Merge "ARM: dts: msm: Fix DDR OPP table entries" 2021-04-26 08:46:45 -07:00
qctecmdr
947e4a15b2 Merge "Revert "ARM: dts: msm: Add LA specific TVM flag in respective SPI node"" 2021-04-26 08:46:45 -07:00
qctecmdr
4a2e48b335 Merge "ARM: dts: qcom: add audio device tree source files" 2021-04-26 08:46:45 -07:00
qctecmdr
2187a5fc7b Merge "ARM: dts: msm: bypass IPA eth shared-cb" 2021-04-26 08:14:42 -07:00
Fch
0e7cf5a1e7 ARM: dts: msm: setting clk is provided by SOC 
Solving QUIN TDM without CLK

Change-Id: Ifec0d86bcba5c5c21b6d296ad001fbcb45a2119f
 2021-04-25 02:14:02 -07:00
Kiran Gunda
76a2d13387 bindings: spmi: spmi-pmic-arb: Add description for "qcom,mid" 
Add a description for the "qcom,mid" property which corresponds
to the SPMI master ID of the SPMI PMIC arbiter controller. It is
most useful in systems with multiple masters, e.g. when there are
multiple SoCs connected to a single SPMI bus.

Change-Id: I376e6f569f9bbea44ba3930480a330fb1dd2c2de
 2021-04-24 09:35:46 +05:30
Guru Das Srinagesh
3ed72b74e8 ARM: dts: msm: Add extcon node for sdxlemur-atp 
Enable cable detection using pdphy functionality.  Also disable PMX65
VBUS_DET as VBUS detection is through PM7250B.

Change-Id: I9301e5f7412c5a443da4254524bcf7bd9e1fd79c
 2021-04-22 20:26:13 -07:00
Guru Das Srinagesh
2d0652d8b6 ARM: dts: msm: Add PM7250B to sdxlemur-atp 
Add support for PM7250B on the ATP board.

Change-Id: I5b5551eced2ffa28766b7b560d3d80136be35c52
 2021-04-22 20:26:11 -07:00
qctecmdr
e865e79ea9 Merge "ARM: dts: msm: Add initial device tree for SCUBA" 2021-04-22 20:21:16 -07:00
Guru Das Srinagesh
3d93865409 ARM: dts: msm: Include sdxlemur-mtp dt in sdxlemur-atp 
Assuming that ATP is similar to MTP in this aspect.

Change-Id: I2519dcba24ec60c549a27aea4641a95ecdd2569b
 2021-04-22 20:17:11 -07:00
Bojun Pan
600758bf8e ARM: dts: msm: bypass IPA eth shared-cb 
bypass IPA eth shared-cb.

Change-Id: Id88736ee596de78daeec963d45d9aea3c6e0a233
 2021-04-22 18:02:22 -07:00
qctecmdr
b34dadd8ca Merge "ARM: dts: msm: Add device tree for sdxlemur ATP variant" 2021-04-22 11:54:54 -07:00
qctecmdr
3f8ff32465 Merge "ARM: dts: msm: update quat tdm multilane config on auto VMs" 2021-04-22 11:54:54 -07:00
qctecmdr
8c9b39b651 Merge "ARM: dts: msm: Enable L3 interconnect driver for direwolf" 2021-04-22 11:54:54 -07:00
Rutvik Patel
32808e7ff0 ARM: dts: qcom: add audio device tree source files 
Add audio device tree source files for monaco.
Add spkr node in pinctrl.
dt-bindings: sound: Add Documentation for besbev.

Change-Id: I7d544d0a0563228a2f8ae262b6a2fab12d4941ed
 2021-04-22 21:40:45 +05:30
Veera Vegivada
0549f2f866 ARM: dts: msm: Enable L3 interconnect driver for direwolf 
Enable L3 interconnect driver so that consumers are
able to obtain their path handles properly.

Change-Id: I71f7090e0ebbd428ae2e0d7044dc44397d19d68d
 2021-04-22 21:30:41 +05:30
qctecmdr
54c29eda97 Merge "ARM: dts: msm: Reduce cma region" 2021-04-22 01:18:46 -07:00
qctecmdr
fac95f0c30 Merge "ARM: dts: msm: Indentation issue for qcom,scm on direwolf vm" 2021-04-22 01:18:46 -07:00
qctecmdr
c6953bb416 Merge "ARM: dts: msm: Remove SDPM and policy-engine support for YUPIK" 2021-04-22 01:18:45 -07:00
qctecmdr
cb14b80046 Merge "ARM: dts: msm: add SPMI PMIC arbiter and PMIC devices for direwolf" 2021-04-22 01:18:45 -07:00
qctecmdr
c31c511d28 Merge "ARM: dts: msm: Disable icnss node for blair" 2021-04-22 01:18:45 -07:00
Veera Vegivada
362e1f659d ARM: dts: msm: add interconnect devices for direwolf 
Add interconnect devices for direwolf. This will allow
consumers to get their path and set bandwidth constraints
on them.

Change-Id: I6cf0545e55eae62c76af0c9b291e8f901062ab2b
 2021-04-22 13:28:54 +05:30
Saurabh Ambulkar
6a9695b87e ARM: dts: msm: Fix DDR OPP table entries 
DDR OPP table entries were missing the opp-supported-hw
property. Add the missing property.

Change-Id: I46608517649ef5620ab7e5f4f8933989368de169
 2021-04-21 22:46:33 -07:00
nishant raj
3ff8221511 ARM: dts: msm: Indentation issue for qcom,scm on direwolf vm 
Indentation issue for qcom,scm on direwolf vm

Change-Id: Idcd8b186e8d8c6f86872f8e2395817c516cfa4c3
 2021-04-22 09:51:14 +05:30
qctecmdr
435f79b047 Merge "ARM: dts: msm: include sdmshrike-vm-lv-display.dtsi" 2021-04-21 21:18:55 -07:00